Release 4.10 arch/x86/oprofile/op_model_ppro.c
/*
* @file op_model_ppro.h
* Family 6 perfmon and architectural perfmon MSR operations
*
* @remark Copyright 2002 OProfile authors
* @remark Copyright 2008 Intel Corporation
* @remark Read the file COPYING
*
* @author John Levon
* @author Philippe Elie
* @author Graydon Hoare
* @author Andi Kleen
* @author Robert Richter <robert.richter@amd.com>
*/
#include <linux/oprofile.h>
#include <linux/slab.h>
#include <asm/ptrace.h>
#include <asm/msr.h>
#include <asm/apic.h>
#include <asm/nmi.h>
#include "op_x86_model.h"
#include "op_counter.h"
static int num_counters = 2;
static int counter_width = 32;
#define MSR_PPRO_EVENTSEL_RESERVED ((0xFFFFFFFFULL<<32)|(1ULL<<21))
static u64 reset_value[OP_MAX_COUNTER];
static void ppro_shutdown(struct op_msrs const * const msrs)
{
int i;
for (i = 0; i < num_counters; ++i) {
if (!msrs->counters[i].addr)
continue;
release_perfctr_nmi(MSR_P6_PERFCTR0 + i);
release_evntsel_nmi(MSR_P6_EVNTSEL0 + i);
}
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| robert richter | robert richter | 58 | 100.00% | 1 | 100.00% |
| Total | 58 | 100.00% | 1 | 100.00% |
static int ppro_fill_in_addresses(struct op_msrs * const msrs)
{
int i;
for (i = 0; i < num_counters; i++) {
if (!reserve_perfctr_nmi(MSR_P6_PERFCTR0 + i))
goto fail;
if (!reserve_evntsel_nmi(MSR_P6_EVNTSEL0 + i)) {
release_perfctr_nmi(MSR_P6_PERFCTR0 + i);
goto fail;
}
/* both registers must be reserved */
msrs->counters[i].addr = MSR_P6_PERFCTR0 + i;
msrs->controls[i].addr = MSR_P6_EVNTSEL0 + i;
continue;
fail:
if (!counter_config[i].enabled)
continue;
op_x86_warn_reserved(i);
ppro_shutdown(msrs);
return -EBUSY;
}
return 0;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| robert richter | robert richter | 59 | 47.97% | 2 | 33.33% |
| don zickus | don zickus | 32 | 26.02% | 1 | 16.67% |
| john levon | john levon | 31 | 25.20% | 2 | 33.33% |
| andi kleen | andi kleen | 1 | 0.81% | 1 | 16.67% |
| Total | 123 | 100.00% | 6 | 100.00% |
static void ppro_setup_ctrs(struct op_x86_model_spec const *model,
struct op_msrs const * const msrs)
{
u64 val;
int i;
if (boot_cpu_has(X86_FEATURE_ARCH_PERFMON)) {
union cpuid10_eax eax;
eax.full = cpuid_eax(0xa);
/*
* For Core2 (family 6, model 15), don't reset the
* counter width:
*/
if (!(eax.split.version_id == 0 &&
__this_cpu_read(cpu_info.x86) == 6 &&
__this_cpu_read(cpu_info.x86_model) == 15)) {
if (counter_width < eax.split.bit_width)
counter_width = eax.split.bit_width;
}
}
/* clear all counters */
for (i = 0; i < num_counters; ++i) {
if (!msrs->controls[i].addr)
continue;
rdmsrl(msrs->controls[i].addr, val);
if (val & ARCH_PERFMON_EVENTSEL_ENABLE)
op_x86_warn_in_use(i);
val &= model->reserved;
wrmsrl(msrs->controls[i].addr, val);
/*
* avoid a false detection of ctr overflows in NMI *
* handler
*/
wrmsrl(msrs->counters[i].addr, -1LL);
}
/* enable active counters */
for (i = 0; i < num_counters; ++i) {
if (counter_config[i].enabled && msrs->counters[i].addr) {
reset_value[i] = counter_config[i].count;
wrmsrl(msrs->counters[i].addr, -reset_value[i]);
rdmsrl(msrs->controls[i].addr, val);
val &= model->reserved;
val |= op_x86_get_ctrl(model, &counter_config[i]);
wrmsrl(msrs->controls[i].addr, val);
} else {
reset_value[i] = 0;
}
}
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| john levon | john levon | 106 | 33.97% | 2 | 14.29% |
| robert richter | robert richter | 91 | 29.17% | 7 | 50.00% |
| andi kleen | andi kleen | 57 | 18.27% | 1 | 7.14% |
| tim blechmann | tim blechmann | 26 | 8.33% | 1 | 7.14% |
| don zickus | don zickus | 20 | 6.41% | 1 | 7.14% |
| tejun heo | tejun heo | 8 | 2.56% | 1 | 7.14% |
| borislav petkov | borislav petkov | 4 | 1.28% | 1 | 7.14% |
| Total | 312 | 100.00% | 14 | 100.00% |
static int ppro_check_ctrs(struct pt_regs * const regs,
struct op_msrs const * const msrs)
{
u64 val;
int i;
for (i = 0; i < num_counters; ++i) {
if (!reset_value[i])
continue;
rdmsrl(msrs->counters[i].addr, val);
if (val & (1ULL << (counter_width - 1)))
continue;
oprofile_add_sample(regs, i);
wrmsrl(msrs->counters[i].addr, -reset_value[i]);
}
/* Only P6 based Pentium M need to re-unmask the apic vector but it
* doesn't hurt other P6 variant */
apic_write(APIC_LVTPC, apic_read(APIC_LVTPC) & ~APIC_LVT_MASKED);
/* We can't work out if we really handled an interrupt. We
* might have caught a *second* counter just after overflowing
* the interrupt for this counter then arrives
* and we don't find a counter that's overflowed, so we
* would return 0 and get dazed + confused. Instead we always
* assume we found an overflow. This sucks.
*/
return 1;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| john levon | john levon | 59 | 48.76% | 2 | 25.00% |
| andi kleen | andi kleen | 23 | 19.01% | 2 | 25.00% |
| andrew morton | andrew morton | 14 | 11.57% | 1 | 12.50% |
| robert richter | robert richter | 11 | 9.09% | 1 | 12.50% |
| don zickus | don zickus | 9 | 7.44% | 1 | 12.50% |
| greg banks | greg banks | 5 | 4.13% | 1 | 12.50% |
| Total | 121 | 100.00% | 8 | 100.00% |
static void ppro_start(struct op_msrs const * const msrs)
{
u64 val;
int i;
for (i = 0; i < num_counters; ++i) {
if (reset_value[i]) {
rdmsrl(msrs->controls[i].addr, val);
val |= ARCH_PERFMON_EVENTSEL_ENABLE;
wrmsrl(msrs->controls[i].addr, val);
}
}
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| robert richter | robert richter | 27 | 36.00% | 3 | 42.86% |
| john levon | john levon | 21 | 28.00% | 1 | 14.29% |
| arun sharma | arun sharma | 18 | 24.00% | 1 | 14.29% |
| don zickus | don zickus | 8 | 10.67% | 1 | 14.29% |
| andi kleen | andi kleen | 1 | 1.33% | 1 | 14.29% |
| Total | 75 | 100.00% | 7 | 100.00% |
static void ppro_stop(struct op_msrs const * const msrs)
{
u64 val;
int i;
for (i = 0; i < num_counters; ++i) {
if (!reset_value[i])
continue;
rdmsrl(msrs->controls[i].addr, val);
val &= ~ARCH_PERFMON_EVENTSEL_ENABLE;
wrmsrl(msrs->controls[i].addr, val);
}
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| robert richter | robert richter | 28 | 36.84% | 3 | 42.86% |
| john levon | john levon | 21 | 27.63% | 1 | 14.29% |
| arun sharma | arun sharma | 19 | 25.00% | 1 | 14.29% |
| don zickus | don zickus | 7 | 9.21% | 1 | 14.29% |
| andi kleen | andi kleen | 1 | 1.32% | 1 | 14.29% |
| Total | 76 | 100.00% | 7 | 100.00% |
struct op_x86_model_spec op_ppro_spec = {
.num_counters = 2,
.num_controls = 2,
.reserved = MSR_PPRO_EVENTSEL_RESERVED,
.fill_in_addresses = &ppro_fill_in_addresses,
.setup_ctrs = &ppro_setup_ctrs,
.check_ctrs = &ppro_check_ctrs,
.start = &ppro_start,
.stop = &ppro_stop,
.shutdown = &ppro_shutdown
};
/*
* Architectural performance monitoring.
*
* Newer Intel CPUs (Core1+) have support for architectural
* events described in CPUID 0xA. See the IA32 SDM Vol3b.18 for details.
* The advantage of this is that it can be done without knowing about
* the specific CPU.
*/
static void arch_perfmon_setup_counters(void)
{
union cpuid10_eax eax;
eax.full = cpuid_eax(0xa);
/* Workaround for BIOS bugs in 6/15. Taken from perfmon2 */
if (eax.split.version_id == 0 && __this_cpu_read(cpu_info.x86) == 6 &&
__this_cpu_read(cpu_info.x86_model) == 15) {
eax.split.version_id = 2;
eax.split.num_counters = 2;
eax.split.bit_width = 40;
}
num_counters = min((int)eax.split.num_counters, OP_MAX_COUNTER);
op_arch_perfmon_spec.num_counters = num_counters;
op_arch_perfmon_spec.num_controls = num_counters;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| andi kleen | andi kleen | 85 | 81.73% | 1 | 20.00% |
| robert richter | robert richter | 11 | 10.58% | 3 | 60.00% |
| tejun heo | tejun heo | 8 | 7.69% | 1 | 20.00% |
| Total | 104 | 100.00% | 5 | 100.00% |
static int arch_perfmon_init(struct oprofile_operations *ignore)
{
arch_perfmon_setup_counters();
return 0;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| robert richter | robert richter | 17 | 100.00% | 1 | 100.00% |
| Total | 17 | 100.00% | 1 | 100.00% |
struct op_x86_model_spec op_arch_perfmon_spec = {
.reserved = MSR_PPRO_EVENTSEL_RESERVED,
.init = &arch_perfmon_init,
/* num_counters/num_controls filled in at runtime */
.fill_in_addresses = &ppro_fill_in_addresses,
/* user space does the cpuid check for available events */
.setup_ctrs = &ppro_setup_ctrs,
.check_ctrs = &ppro_check_ctrs,
.start = &ppro_start,
.stop = &ppro_stop,
.shutdown = &ppro_shutdown
};
Overall Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| robert richter | robert richter | 321 | 30.66% | 14 | 48.28% |
| john levon | john levon | 302 | 28.84% | 4 | 13.79% |
| andi kleen | andi kleen | 231 | 22.06% | 2 | 6.90% |
| don zickus | don zickus | 85 | 8.12% | 2 | 6.90% |
| arun sharma | arun sharma | 37 | 3.53% | 1 | 3.45% |
| tim blechmann | tim blechmann | 26 | 2.48% | 1 | 3.45% |
| andrew morton | andrew morton | 17 | 1.62% | 1 | 3.45% |
| tejun heo | tejun heo | 16 | 1.53% | 1 | 3.45% |
| greg banks | greg banks | 5 | 0.48% | 1 | 3.45% |
| borislav petkov | borislav petkov | 4 | 0.38% | 1 | 3.45% |
| maarten lankhorst | maarten lankhorst | 3 | 0.29% | 1 | 3.45% |
| Total | 1047 | 100.00% | 29 | 100.00% |
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.