Release 4.10 drivers/spi/spi-dw-mid.c

Directory: drivers/spi
/*
 * Special handling for DW core on Intel MID platform
 *
 * Copyright (c) 2009, 2014 Intel Corporation.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms and conditions of the GNU General Public License,
 * version 2, as published by the Free Software Foundation.
 *
 * This program is distributed in the hope it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 */

#include <linux/dma-mapping.h>
#include <linux/dmaengine.h>
#include <linux/interrupt.h>
#include <linux/slab.h>
#include <linux/spi/spi.h>
#include <linux/types.h>

#include "spi-dw.h"

#ifdef CONFIG_SPI_DW_MID_DMA
#include <linux/pci.h>
#include <linux/platform_data/dma-dw.h>


#define RX_BUSY		0

#define TX_BUSY		1


static struct dw_dma_slave mid_dma_tx = { .dst_id = 1 };

static struct dw_dma_slave mid_dma_rx = { .src_id = 0 };



static bool mid_spi_dma_chan_filter(struct dma_chan *chan, void *param)
{
	struct dw_dma_slave *s = param;

	if (s->dma_dev != chan->device->dev)
		return false;

	chan->private = s;
	return true;
}

Contributors
Person Tokens Prop Commits CommitProp
feng tang feng tang 27 58.70% 1 33.33%
andy shevchenko andy shevchenko 19 41.30% 2 66.67%
Total 46 100.00% 3 100.00%



static int mid_spi_dma_init(struct dw_spi *dws)
{
	struct pci_dev *dma_dev;
	struct dw_dma_slave *tx = dws->dma_tx;
	struct dw_dma_slave *rx = dws->dma_rx;
	dma_cap_mask_t mask;

	/*
         * Get pci device for DMA controller, currently it could only
         * be the DMA controller of Medfield
         */
	dma_dev = pci_get_device(PCI_VENDOR_ID_INTEL, 0x0827, NULL);
	if (!dma_dev)
		return -ENODEV;

	dma_cap_zero(mask);
	dma_cap_set(DMA_SLAVE, mask);

	/* 1. Init rx channel */
	rx->dma_dev = &dma_dev->dev;
	dws->rxchan = dma_request_channel(mask, mid_spi_dma_chan_filter, rx);
	if (!dws->rxchan)
		goto err_exit;
	dws->master->dma_rx = dws->rxchan;

	/* 2. Init tx channel */
	tx->dma_dev = &dma_dev->dev;
	dws->txchan = dma_request_channel(mask, mid_spi_dma_chan_filter, tx);
	if (!dws->txchan)
		goto free_rxchan;
	dws->master->dma_tx = dws->txchan;

	dws->dma_inited = 1;
	return 0;

free_rxchan:
	dma_release_channel(dws->rxchan);
err_exit:
	return -EBUSY;
}

Contributors
Person Tokens Prop Commits CommitProp
feng tang feng tang 109 60.56% 1 20.00%
andy shevchenko andy shevchenko 71 39.44% 4 80.00%
Total 180 100.00% 5 100.00%



static void mid_spi_dma_exit(struct dw_spi *dws)
{
	if (!dws->dma_inited)
		return;

	dmaengine_terminate_sync(dws->txchan);
	dma_release_channel(dws->txchan);

	dmaengine_terminate_sync(dws->rxchan);
	dma_release_channel(dws->rxchan);
}

Contributors
Person Tokens Prop Commits CommitProp
feng tang feng tang 25 53.19% 1 25.00%
andy shevchenko andy shevchenko 22 46.81% 3 75.00%
Total 47 100.00% 4 100.00%



static irqreturn_t dma_transfer(struct dw_spi *dws)
{
	u16 irq_status = dw_readl(dws, DW_SPI_ISR);

	if (!irq_status)
		return IRQ_NONE;

	dw_readl(dws, DW_SPI_ICR);
	spi_reset_chip(dws);

	dev_err(&dws->master->dev, "%s: FIFO overrun/underrun\n", __func__);
	dws->master->cur_msg->status = -EIO;
	spi_finalize_current_transfer(dws->master);
	return IRQ_HANDLED;
}

Contributors
Person Tokens Prop Commits CommitProp
andy shevchenko andy shevchenko 74 97.37% 1 50.00%
thor thayer thor thayer 2 2.63% 1 50.00%
Total 76 100.00% 2 100.00%



static bool mid_spi_can_dma(struct spi_master *master, struct spi_device *spi,
		struct spi_transfer *xfer)
{
	struct dw_spi *dws = spi_master_get_devdata(master);

	if (!dws->dma_inited)
		return false;

	return xfer->len > dws->fifo_len;
}

Contributors
Person Tokens Prop Commits CommitProp
andy shevchenko andy shevchenko 50 100.00% 1 100.00%
Total 50 100.00% 1 100.00%



static enum dma_slave_buswidth convert_dma_width(u32 dma_width) {
	if (dma_width == 1)
		return DMA_SLAVE_BUSWIDTH_1_BYTE;
	else if (dma_width == 2)
		return DMA_SLAVE_BUSWIDTH_2_BYTES;

	return DMA_SLAVE_BUSWIDTH_UNDEFINED;
}

Contributors
Person Tokens Prop Commits CommitProp
andy shevchenko andy shevchenko 32 100.00% 1 100.00%
Total 32 100.00% 1 100.00%

/*
 * dws->dma_chan_busy is set before the dma transfer starts, callback for tx
 * channel will clear a corresponding bit.
 */


static void dw_spi_dma_tx_done(void *arg)
{
	struct dw_spi *dws = arg;

	clear_bit(TX_BUSY, &dws->dma_chan_busy);
	if (test_bit(RX_BUSY, &dws->dma_chan_busy))
		return;
	spi_finalize_current_transfer(dws->master);
}

Contributors
Person Tokens Prop Commits CommitProp
feng tang feng tang 24 51.06% 1 25.00%
andy shevchenko andy shevchenko 23 48.94% 3 75.00%
Total 47 100.00% 4 100.00%



static struct dma_async_tx_descriptor *dw_spi_dma_prepare_tx(struct dw_spi *dws,
		struct spi_transfer *xfer)
{
	struct dma_slave_config txconf;
	struct dma_async_tx_descriptor *txdesc;

	if (!xfer->tx_buf)
		return NULL;

	txconf.direction = DMA_MEM_TO_DEV;
	txconf.dst_addr = dws->dma_addr;
	txconf.dst_maxburst = 16;
	txconf.src_addr_width = DMA_SLAVE_BUSWIDTH_4_BYTES;
	txconf.dst_addr_width = convert_dma_width(dws->dma_width);
	txconf.device_fc = false;

	dmaengine_slave_config(dws->txchan, &txconf);

	txdesc = dmaengine_prep_slave_sg(dws->txchan,
				xfer->tx_sg.sgl,
				xfer->tx_sg.nents,
				DMA_MEM_TO_DEV,
				DMA_PREP_INTERRUPT | DMA_CTRL_ACK);
	if (!txdesc)
		return NULL;

	txdesc->callback = dw_spi_dma_tx_done;
	txdesc->callback_param = dws;

	return txdesc;
}

Contributors
Person Tokens Prop Commits CommitProp
feng tang feng tang 72 51.43% 1 7.69%
andy shevchenko andy shevchenko 59 42.14% 9 69.23%
viresh kumar viresh kumar 6 4.29% 1 7.69%
vinod koul vinod koul 2 1.43% 1 7.69%
alexandre bounine alexandre bounine 1 0.71% 1 7.69%
Total 140 100.00% 13 100.00%

/*
 * dws->dma_chan_busy is set before the dma transfer starts, callback for rx
 * channel will clear a corresponding bit.
 */


static void dw_spi_dma_rx_done(void *arg)
{
	struct dw_spi *dws = arg;

	clear_bit(RX_BUSY, &dws->dma_chan_busy);
	if (test_bit(TX_BUSY, &dws->dma_chan_busy))
		return;
	spi_finalize_current_transfer(dws->master);
}

Contributors
Person Tokens Prop Commits CommitProp
andy shevchenko andy shevchenko 47 100.00% 3 100.00%
Total 47 100.00% 3 100.00%



static struct dma_async_tx_descriptor *dw_spi_dma_prepare_rx(struct dw_spi *dws,
		struct spi_transfer *xfer)
{
	struct dma_slave_config rxconf;
	struct dma_async_tx_descriptor *rxdesc;

	if (!xfer->rx_buf)
		return NULL;

	rxconf.direction = DMA_DEV_TO_MEM;
	rxconf.src_addr = dws->dma_addr;
	rxconf.src_maxburst = 16;
	rxconf.dst_addr_width = DMA_SLAVE_BUSWIDTH_4_BYTES;
	rxconf.src_addr_width = convert_dma_width(dws->dma_width);
	rxconf.device_fc = false;

	dmaengine_slave_config(dws->rxchan, &rxconf);

	rxdesc = dmaengine_prep_slave_sg(dws->rxchan,
				xfer->rx_sg.sgl,
				xfer->rx_sg.nents,
				DMA_DEV_TO_MEM,
				DMA_PREP_INTERRUPT | DMA_CTRL_ACK);
	if (!rxdesc)
		return NULL;

	rxdesc->callback = dw_spi_dma_rx_done;
	rxdesc->callback_param = dws;

	return rxdesc;
}

Contributors
Person Tokens Prop Commits CommitProp
andy shevchenko andy shevchenko 72 51.43% 9 69.23%
feng tang feng tang 59 42.14% 1 7.69%
viresh kumar viresh kumar 6 4.29% 1 7.69%
vinod koul vinod koul 2 1.43% 1 7.69%
alexandre bounine alexandre bounine 1 0.71% 1 7.69%
Total 140 100.00% 13 100.00%



static int mid_spi_dma_setup(struct dw_spi *dws, struct spi_transfer *xfer)
{
	u16 dma_ctrl = 0;

	dw_writel(dws, DW_SPI_DMARDLR, 0xf);
	dw_writel(dws, DW_SPI_DMATDLR, 0x10);

	if (xfer->tx_buf)
		dma_ctrl |= SPI_DMA_TDMAE;
	if (xfer->rx_buf)
		dma_ctrl |= SPI_DMA_RDMAE;
	dw_writel(dws, DW_SPI_DMACR, dma_ctrl);

	/* Set the interrupt mask */
	spi_umask_intr(dws, SPI_INT_TXOI | SPI_INT_RXUI | SPI_INT_RXOI);

	dws->transfer_handler = dma_transfer;

	return 0;
}

Contributors
Person Tokens Prop Commits CommitProp
andy shevchenko andy shevchenko 86 96.63% 4 80.00%
thor thayer thor thayer 3 3.37% 1 20.00%
Total 89 100.00% 5 100.00%



static int mid_spi_dma_transfer(struct dw_spi *dws, struct spi_transfer *xfer)
{
	struct dma_async_tx_descriptor *txdesc, *rxdesc;

	/* Prepare the TX dma transfer */
	txdesc = dw_spi_dma_prepare_tx(dws, xfer);

	/* Prepare the RX dma transfer */
	rxdesc = dw_spi_dma_prepare_rx(dws, xfer);

	/* rx must be started before tx due to spi instinct */
	if (rxdesc) {
		set_bit(RX_BUSY, &dws->dma_chan_busy);
		dmaengine_submit(rxdesc);
		dma_async_issue_pending(dws->rxchan);
	}

	if (txdesc) {
		set_bit(TX_BUSY, &dws->dma_chan_busy);
		dmaengine_submit(txdesc);
		dma_async_issue_pending(dws->txchan);
	}

	return 0;
}

Contributors
Person Tokens Prop Commits CommitProp
andy shevchenko andy shevchenko 91 87.50% 6 85.71%
feng tang feng tang 13 12.50% 1 14.29%
Total 104 100.00% 7 100.00%



static void mid_spi_dma_stop(struct dw_spi *dws)
{
	if (test_bit(TX_BUSY, &dws->dma_chan_busy)) {
		dmaengine_terminate_sync(dws->txchan);
		clear_bit(TX_BUSY, &dws->dma_chan_busy);
	}
	if (test_bit(RX_BUSY, &dws->dma_chan_busy)) {
		dmaengine_terminate_sync(dws->rxchan);
		clear_bit(RX_BUSY, &dws->dma_chan_busy);
	}
}

Contributors
Person Tokens Prop Commits CommitProp
andy shevchenko andy shevchenko 73 100.00% 2 100.00%
Total 73 100.00% 2 100.00%


static const struct dw_spi_dma_ops mid_dma_ops = {
	.dma_init	= mid_spi_dma_init,
	.dma_exit	= mid_spi_dma_exit,
	.dma_setup	= mid_spi_dma_setup,
	.can_dma	= mid_spi_can_dma,
	.dma_transfer	= mid_spi_dma_transfer,
	.dma_stop	= mid_spi_dma_stop,
};
#endif

/* Some specific info for SPI0 controller on Intel MID */

/* HW info for MRST Clk Control Unit, 32b reg per controller */

#define MRST_SPI_CLK_BASE	100000000	
/* 100m */

#define MRST_CLK_SPI_REG	0xff11d86c

#define CLK_SPI_BDIV_OFFSET	0

#define CLK_SPI_BDIV_MASK	0x00000007

#define CLK_SPI_CDIV_OFFSET	9

#define CLK_SPI_CDIV_MASK	0x00000e00

#define CLK_SPI_DISABLE_OFFSET	8



int dw_spi_mid_init(struct dw_spi *dws)
{
	void __iomem *clk_reg;
	u32 clk_cdiv;

	clk_reg = ioremap_nocache(MRST_CLK_SPI_REG, 16);
	if (!clk_reg)
		return -ENOMEM;

	/* Get SPI controller operating freq info */
	clk_cdiv = readl(clk_reg + dws->bus_num * sizeof(u32));
	clk_cdiv &= CLK_SPI_CDIV_MASK;
	clk_cdiv >>= CLK_SPI_CDIV_OFFSET;
	dws->max_freq = MRST_SPI_CLK_BASE / (clk_cdiv + 1);

	iounmap(clk_reg);

#ifdef CONFIG_SPI_DW_MID_DMA
	dws->dma_tx = &mid_dma_tx;
	dws->dma_rx = &mid_dma_rx;
	dws->dma_ops = &mid_dma_ops;
#endif
	return 0;
}
Contributors
Person Tokens Prop Commits CommitProp
feng tang feng tang 78 72.90% 1 25.00%
andy shevchenko andy shevchenko 25 23.36% 2 50.00%
h hartley sweeten h hartley sweeten 4 3.74% 1 25.00%
Total 107 100.00% 4 100.00%

Overall Contributors
Person Tokens Prop Commits CommitProp
andy shevchenko andy shevchenko 795 60.50% 22 73.33%
feng tang feng tang 487 37.06% 1 3.33%
viresh kumar viresh kumar 15 1.14% 1 3.33%
thor thayer thor thayer 5 0.38% 1 3.33%
vinod koul vinod koul 4 0.30% 1 3.33%
h hartley sweeten h hartley sweeten 4 0.30% 1 3.33%
alexandre bounine alexandre bounine 2 0.15% 1 3.33%
grant likely grant likely 1 0.08% 1 3.33%
julia lawall julia lawall 1 0.08% 1 3.33%
Total 1314 100.00% 30 100.00%
Directory: drivers/spi

Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.
	Person	Tokens	Prop	Commits	CommitProp
feng tang	feng tang	27	58.70%	1	33.33%
andy shevchenko	andy shevchenko	19	41.30%	2	66.67%
	Total	46	100.00%	3	100.00%
cregit-Linux how code gets into the kernel

Release 4.10 drivers/spi/spi-dw-mid.c

Contributors

Contributors

Contributors

Contributors

Contributors

Contributors

Contributors

Contributors

Contributors

Contributors

Contributors

Contributors

Contributors

Contributors

Overall Contributors
