Release 4.11 arch/arm/include/asm/arch_timer.h
#ifndef __ASMARM_ARCH_TIMER_H
#define __ASMARM_ARCH_TIMER_H
#include <asm/barrier.h>
#include <asm/errno.h>
#include <linux/clocksource.h>
#include <linux/init.h>
#include <linux/types.h>
#include <clocksource/arm_arch_timer.h>
#ifdef CONFIG_ARM_ARCH_TIMER
int arch_timer_arch_init(void);
/*
* These register accessors are marked inline so the compiler can
* nicely work out which register we want, and chuck away the rest of
* the code. At least it does so with a recent GCC (4.6.3).
*/
static __always_inline
void arch_timer_reg_write_cp15(int access, enum arch_timer_reg reg, u32 val)
{
if (access == ARCH_TIMER_PHYS_ACCESS) {
switch (reg) {
case ARCH_TIMER_REG_CTRL:
asm volatile("mcr p15, 0, %0, c14, c2, 1" : : "r" (val));
break;
case ARCH_TIMER_REG_TVAL:
asm volatile("mcr p15, 0, %0, c14, c2, 0" : : "r" (val));
break;
}
} else if (access == ARCH_TIMER_VIRT_ACCESS) {
switch (reg) {
case ARCH_TIMER_REG_CTRL:
asm volatile("mcr p15, 0, %0, c14, c3, 1" : : "r" (val));
break;
case ARCH_TIMER_REG_TVAL:
asm volatile("mcr p15, 0, %0, c14, c3, 0" : : "r" (val));
break;
}
}
isb();
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Mark Rutland | 72 | 93.51% | 2 | 50.00% |
Stephen Boyd | 5 | 6.49% | 2 | 50.00% |
Total | 77 | 100.00% | 4 | 100.00% |
static __always_inline
u32 arch_timer_reg_read_cp15(int access, enum arch_timer_reg reg)
{
u32 val = 0;
if (access == ARCH_TIMER_PHYS_ACCESS) {
switch (reg) {
case ARCH_TIMER_REG_CTRL:
asm volatile("mrc p15, 0, %0, c14, c2, 1" : "=r" (val));
break;
case ARCH_TIMER_REG_TVAL:
asm volatile("mrc p15, 0, %0, c14, c2, 0" : "=r" (val));
break;
}
} else if (access == ARCH_TIMER_VIRT_ACCESS) {
switch (reg) {
case ARCH_TIMER_REG_CTRL:
asm volatile("mrc p15, 0, %0, c14, c3, 1" : "=r" (val));
break;
case ARCH_TIMER_REG_TVAL:
asm volatile("mrc p15, 0, %0, c14, c3, 0" : "=r" (val));
break;
}
}
return val;
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Mark Rutland | 74 | 93.67% | 1 | 33.33% |
Stephen Boyd | 5 | 6.33% | 2 | 66.67% |
Total | 79 | 100.00% | 3 | 100.00% |
static inline u32 arch_timer_get_cntfrq(void)
{
u32 val;
asm volatile("mrc p15, 0, %0, c14, c0, 0" : "=r" (val));
return val;
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Mark Rutland | 18 | 100.00% | 1 | 100.00% |
Total | 18 | 100.00% | 1 | 100.00% |
static inline u64 arch_counter_get_cntpct(void)
{
u64 cval;
isb();
asm volatile("mrrc p15, 0, %Q0, %R0, c14" : "=r" (cval));
return cval;
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Sonny Rao | 21 | 100.00% | 1 | 100.00% |
Total | 21 | 100.00% | 1 | 100.00% |
static inline u64 arch_counter_get_cntvct(void)
{
u64 cval;
isb();
asm volatile("mrrc p15, 1, %Q0, %R0, c14" : "=r" (cval));
return cval;
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Mark Rutland | 21 | 100.00% | 2 | 100.00% |
Total | 21 | 100.00% | 2 | 100.00% |
static inline u32 arch_timer_get_cntkctl(void)
{
u32 cntkctl;
asm volatile("mrc p15, 0, %0, c14, c1, 0" : "=r" (cntkctl));
return cntkctl;
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Mark Rutland | 12 | 66.67% | 1 | 50.00% |
Sudeep KarkadaNagesha | 6 | 33.33% | 1 | 50.00% |
Total | 18 | 100.00% | 2 | 100.00% |
static inline void arch_timer_set_cntkctl(u32 cntkctl)
{
asm volatile("mcr p15, 0, %0, c14, c1, 0" : : "r" (cntkctl));
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Sudeep KarkadaNagesha | 13 | 100.00% | 1 | 100.00% |
Total | 13 | 100.00% | 1 | 100.00% |
#endif
#endif
Overall Contributors
Person | Tokens | Prop | Commits | CommitProp |
Mark Rutland | 210 | 73.68% | 4 | 30.77% |
Sonny Rao | 21 | 7.37% | 1 | 7.69% |
Marc Zyngier | 21 | 7.37% | 3 | 23.08% |
Sudeep KarkadaNagesha | 19 | 6.67% | 1 | 7.69% |
Stephen Boyd | 10 | 3.51% | 2 | 15.38% |
Will Deacon | 3 | 1.05% | 1 | 7.69% |
Rob Herring | 1 | 0.35% | 1 | 7.69% |
Total | 285 | 100.00% | 13 | 100.00% |
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.