Release 4.11 arch/arm/include/asm/outercache.h

/*
 * arch/arm/include/asm/outercache.h
 *
 * Copyright (C) 2010 ARM Ltd.
 * Written by Catalin Marinas <catalin.marinas@arm.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
 */

#ifndef __ASM_OUTERCACHE_H

#define __ASM_OUTERCACHE_H

#include <linux/types.h>

struct l2x0_regs;


struct outer_cache_fns {
	
void (*inv_range)(unsigned long, unsigned long);
	
void (*clean_range)(unsigned long, unsigned long);
	
void (*flush_range)(unsigned long, unsigned long);
	
void (*flush_all)(void);
	
void (*disable)(void);
#ifdef CONFIG_OUTER_CACHE_SYNC
	
void (*sync)(void);
#endif
	
void (*resume)(void);

	/* This is an ARM L2C thing */
	
void (*write_sec)(unsigned long, unsigned);
	
void (*configure)(const struct l2x0_regs *);
};

extern struct outer_cache_fns outer_cache;

#ifdef CONFIG_OUTER_CACHE
/**
 * outer_inv_range - invalidate range of outer cache lines
 * @start: starting physical address, inclusive
 * @end: end physical address, exclusive
 */


static inline void outer_inv_range(phys_addr_t start, phys_addr_t end)
{
	if (outer_cache.inv_range)
		outer_cache.inv_range(start, end);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Catalin Marinas
26
92.86%
1
50.00%
Will Deacon
2
7.14%
1
50.00%
Total
28
100.00%
2
100.00%

/**
 * outer_clean_range - clean dirty outer cache lines
 * @start: starting physical address, inclusive
 * @end: end physical address, exclusive
 */


static inline void outer_clean_range(phys_addr_t start, phys_addr_t end)
{
	if (outer_cache.clean_range)
		outer_cache.clean_range(start, end);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Catalin Marinas
26
92.86%
1
50.00%
Will Deacon
2
7.14%
1
50.00%
Total
28
100.00%
2
100.00%

/**
 * outer_flush_range - clean and invalidate outer cache lines
 * @start: starting physical address, inclusive
 * @end: end physical address, exclusive
 */


static inline void outer_flush_range(phys_addr_t start, phys_addr_t end)
{
	if (outer_cache.flush_range)
		outer_cache.flush_range(start, end);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Catalin Marinas
26
92.86%
1
50.00%
Will Deacon
2
7.14%
1
50.00%
Total
28
100.00%
2
100.00%

/**
 * outer_flush_all - clean and invalidate all cache lines in the outer cache
 *
 * Note: depending on implementation, this may not be atomic - it must
 * only be called with interrupts disabled and no other active outer
 * cache masters.
 *
 * It is intended that this function is only used by implementations
 * needing to override the outer_cache.disable() method due to security.
 * (Some implementations perform this as a clean followed by an invalidate.)
 */


static inline void outer_flush_all(void)
{
	if (outer_cache.flush_all)
		outer_cache.flush_all();
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Thomas Gleixner
20
100.00%
1
100.00%
Total
20
100.00%
1
100.00%

/**
 * outer_disable - clean, invalidate and disable the outer cache
 *
 * Disable the outer cache, ensuring that any data contained in the outer
 * cache is pushed out to lower levels of system memory.  The note and
 * conditions above concerning outer_flush_all() applies here.
 */
extern void outer_disable(void);

/**
 * outer_resume - restore the cache configuration and re-enable outer cache
 *
 * Restore any configuration that the cache had when previously enabled,
 * and re-enable the outer cache.
 */


static inline void outer_resume(void)
{
	if (outer_cache.resume)
		outer_cache.resume();
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Barry Song
20
100.00%
1
100.00%
Total
20
100.00%
1
100.00%

#else



static inline void outer_inv_range(phys_addr_t start, phys_addr_t end)
{ }
Contributors
Person
Tokens
Prop
Commits
CommitProp
Catalin Marinas
10
83.33%
1
50.00%
Will Deacon
2
16.67%
1
50.00%
Total
12
100.00%
2
100.00%



static inline void outer_clean_range(phys_addr_t start, phys_addr_t end)
{ }
Contributors
Person
Tokens
Prop
Commits
CommitProp
Catalin Marinas
10
83.33%
1
50.00%
Will Deacon
2
16.67%
1
50.00%
Total
12
100.00%
2
100.00%



static inline void outer_flush_range(phys_addr_t start, phys_addr_t end)
{ }
Contributors
Person
Tokens
Prop
Commits
CommitProp
Catalin Marinas
10
83.33%
1
50.00%
Will Deacon
2
16.67%
1
50.00%
Total
12
100.00%
2
100.00%



static inline void outer_flush_all(void) { }
Contributors
Person
Tokens
Prop
Commits
CommitProp
Thomas Gleixner
8
100.00%
1
100.00%
Total
8
100.00%
1
100.00%



static inline void outer_disable(void) { }
Contributors
Person
Tokens
Prop
Commits
CommitProp
Thomas Gleixner
8
100.00%
1
100.00%
Total
8
100.00%
1
100.00%



static inline void outer_resume(void) { }

Contributors
Person
Tokens
Prop
Commits
CommitProp
Barry Song
8
100.00%
1
100.00%
Total
8
100.00%
1
100.00%

#endif

#endif	/* __ASM_OUTERCACHE_H */
Overall Contributors
Person
Tokens
Prop
Commits
CommitProp
Catalin Marinas
185
55.22%
2
18.18%
Thomas Gleixner
59
17.61%
1
9.09%
Barry Song
35
10.45%
2
18.18%
Russell King
23
6.87%
3
27.27%
Will Deacon
15
4.48%
1
9.09%
Tomasz Figa
15
4.48%
1
9.09%
Rob Herring
3
0.90%
1
9.09%
Total
335
100.00%
11
100.00%
Directory: arch/arm/include/asm

Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.