Release 4.11 arch/arm/kernel/smp_scu.c

/*
 *  linux/arch/arm/kernel/smp_scu.c
 *
 *  Copyright (C) 2002 ARM Ltd.
 *  All Rights Reserved
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */
#include <linux/init.h>
#include <linux/io.h>

#include <asm/smp_plat.h>
#include <asm/smp_scu.h>
#include <asm/cacheflush.h>
#include <asm/cputype.h>


#define SCU_CTRL		0x00

#define SCU_ENABLE		(1 << 0)

#define SCU_STANDBY_ENABLE	(1 << 5)

#define SCU_CONFIG		0x04

#define SCU_CPU_STATUS		0x08

#define SCU_INVALIDATE		0x0c

#define SCU_FPGA_REVISION	0x10

#ifdef CONFIG_SMP
/*
 * Get the number of CPU cores from the SCU configuration
 */


unsigned int __init scu_get_core_count(void __iomem *scu_base)
{
	unsigned int ncores = readl_relaxed(scu_base + SCU_CONFIG);
	return (ncores & 0x03) + 1;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Russell King
31
96.88%
1
50.00%
Ben Dooks
1
3.12%
1
50.00%
Total
32
100.00%
2
100.00%

/*
 * Enable the SCU
 */


void scu_enable(void __iomem *scu_base)
{
	u32 scu_ctrl;

#ifdef CONFIG_ARM_ERRATA_764369
	/* Cortex-A9 only */
	if ((read_cpuid_id() & 0xff0ffff0) == 0x410fc090) {
		scu_ctrl = readl_relaxed(scu_base + 0x30);
		if (!(scu_ctrl & 1))
			writel_relaxed(scu_ctrl | 0x1, scu_base + 0x30);
	}
#endif

	scu_ctrl = readl_relaxed(scu_base + SCU_CTRL);
	/* already enabled? */
	if (scu_ctrl & SCU_ENABLE)
		return;

	scu_ctrl |= SCU_ENABLE;

	/* Cortex-A9 earlier than r2p0 has no standby bit in SCU */
	if ((read_cpuid_id() & 0xff0ffff0) == 0x410fc090 &&
	    (read_cpuid_id() & 0x00f0000f) >= 0x00200000)
		scu_ctrl |= SCU_STANDBY_ENABLE;

	writel_relaxed(scu_ctrl, scu_base + SCU_CTRL);

	/*
         * Ensure that the data accessed by CPU0 before the SCU was
         * initialised is visible to the other CPUs.
         */
	flush_cache_all();
}
Contributors
Person
Tokens
Prop
Commits
CommitProp
Will Deacon
44
36.67%
1
12.50%
Russell King
32
26.67%
1
12.50%
Shawn Guo
27
22.50%
2
25.00%
Catalin Marinas
11
9.17%
2
25.00%
Ben Dooks
4
3.33%
1
12.50%
Uwe Kleine-König
2
1.67%
1
12.50%
Total
120
100.00%
8
100.00%

#endif

/*
 * Set the executing CPUs power mode as defined.  This will be in
 * preparation for it executing a WFI instruction.
 *
 * This function must be called with preemption disabled, and as it
 * has the side effect of disabling coherency, caches must have been
 * flushed.  Interrupts must also have been disabled.
 */


int scu_power_mode(void __iomem *scu_base, unsigned int mode)
{
	unsigned int val;
	int cpu = MPIDR_AFFINITY_LEVEL(cpu_logical_map(smp_processor_id()), 0);

	if (mode > 3 || mode == 1 || cpu > 3)
		return -EINVAL;

	val = readb_relaxed(scu_base + SCU_CPU_STATUS + cpu) & ~0x03;
	val |= mode;
	writeb_relaxed(val, scu_base + SCU_CPU_STATUS + cpu);

	return 0;
}
Contributors
Person
Tokens
Prop
Commits
CommitProp
Russell King
72
87.80%
1
25.00%
Rob Herring
5
6.10%
1
25.00%
Will Deacon
3
3.66%
1
25.00%
Ben Dooks
2
2.44%
1
25.00%
Total
82
100.00%
4
100.00%

Overall Contributors
Person
Tokens
Prop
Commits
CommitProp
Russell King
168
58.13%
2
16.67%
Will Deacon
53
18.34%
2
16.67%
Shawn Guo
35
12.11%
2
16.67%
Catalin Marinas
14
4.84%
2
16.67%
Rob Herring
10
3.46%
2
16.67%
Ben Dooks
7
2.42%
1
8.33%
Uwe Kleine-König
2
0.69%
1
8.33%
Total
289
100.00%
12
100.00%
Directory: arch/arm/kernel

Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.