Release 4.11 arch/arm/mach-dove/common.c

Directory: arch/arm/mach-dove
/*
 * arch/arm/mach-dove/common.c
 *
 * Core functions for Marvell Dove 88AP510 System On Chip
 *
 * This file is licensed under the terms of the GNU General Public
 * License version 2.  This program is licensed "as is" without any
 * warranty of any kind, whether express or implied.
 */

#include <linux/clk-provider.h>
#include <linux/dma-mapping.h>
#include <linux/init.h>
#include <linux/of.h>
#include <linux/of_platform.h>
#include <linux/platform_data/dma-mv_xor.h>
#include <linux/platform_data/usb-ehci-orion.h>
#include <linux/platform_device.h>
#include <linux/soc/dove/pmu.h>
#include <asm/hardware/cache-tauros2.h>
#include <asm/mach/arch.h>
#include <asm/mach/map.h>
#include <asm/mach/time.h>
#include <mach/bridge-regs.h>
#include <mach/pm.h>
#include <plat/common.h>
#include <plat/irq.h>
#include <plat/time.h>
#include "common.h"

/* These can go away once Dove uses the mvebu-mbus DT binding */

#define DOVE_MBUS_PCIE0_MEM_TARGET    0x4

#define DOVE_MBUS_PCIE0_MEM_ATTR      0xe8

#define DOVE_MBUS_PCIE0_IO_TARGET     0x4

#define DOVE_MBUS_PCIE0_IO_ATTR       0xe0

#define DOVE_MBUS_PCIE1_MEM_TARGET    0x8

#define DOVE_MBUS_PCIE1_MEM_ATTR      0xe8

#define DOVE_MBUS_PCIE1_IO_TARGET     0x8

#define DOVE_MBUS_PCIE1_IO_ATTR       0xe0

#define DOVE_MBUS_CESA_TARGET         0x3

#define DOVE_MBUS_CESA_ATTR           0x1

#define DOVE_MBUS_BOOTROM_TARGET      0x1

#define DOVE_MBUS_BOOTROM_ATTR        0xfd

#define DOVE_MBUS_SCRATCHPAD_TARGET   0xd

#define DOVE_MBUS_SCRATCHPAD_ATTR     0x0

/*****************************************************************************
 * I/O Address Mapping
 ****************************************************************************/

static struct map_desc dove_io_desc[] __initdata = {
	{
		.virtual	= (unsigned long) DOVE_SB_REGS_VIRT_BASE,
		.pfn		= __phys_to_pfn(DOVE_SB_REGS_PHYS_BASE),
		.length		= DOVE_SB_REGS_SIZE,
		.type		= MT_DEVICE,
        }, {
		.virtual	= (unsigned long) DOVE_NB_REGS_VIRT_BASE,
		.pfn		= __phys_to_pfn(DOVE_NB_REGS_PHYS_BASE),
		.length		= DOVE_NB_REGS_SIZE,
		.type		= MT_DEVICE,
        },
};



void __init dove_map_io(void)
{
	iotable_init(dove_io_desc, ARRAY_SIZE(dove_io_desc));
}

Contributors
Person Tokens Prop Commits CommitProp
Saeed Bishara 18 100.00% 1 100.00%
Total 18 100.00% 1 100.00%

/*****************************************************************************
 * CLK tree
 ****************************************************************************/

static int dove_tclk;

static DEFINE_SPINLOCK(gating_lock);

static struct clk *tclk;



static struct clk __init *dove_register_gate(const char *name,
					     const char *parent, u8 bit_idx)
{
	return clk_register_gate(NULL, name, parent, 0,
				 (void __iomem *)CLOCK_GATING_CONTROL,
				 bit_idx, 0, &gating_lock);
}

Contributors
Person Tokens Prop Commits CommitProp
Sebastian Hesselbarth 48 100.00% 1 100.00%
Total 48 100.00% 1 100.00%



static void __init dove_clk_init(void)
{
	struct clk *usb0, *usb1, *sata, *pex0, *pex1, *sdio0, *sdio1;
	struct clk *nand, *camera, *i2s0, *i2s1, *crypto, *ac97, *pdma;
	struct clk *xor0, *xor1, *ge, *gephy;

	tclk = clk_register_fixed_rate(NULL, "tclk", NULL, 0, dove_tclk);

	usb0 = dove_register_gate("usb0", "tclk", CLOCK_GATING_BIT_USB0);
	usb1 = dove_register_gate("usb1", "tclk", CLOCK_GATING_BIT_USB1);
	sata = dove_register_gate("sata", "tclk", CLOCK_GATING_BIT_SATA);
	pex0 = dove_register_gate("pex0", "tclk", CLOCK_GATING_BIT_PCIE0);
	pex1 = dove_register_gate("pex1", "tclk", CLOCK_GATING_BIT_PCIE1);
	sdio0 = dove_register_gate("sdio0", "tclk", CLOCK_GATING_BIT_SDIO0);
	sdio1 = dove_register_gate("sdio1", "tclk", CLOCK_GATING_BIT_SDIO1);
	nand = dove_register_gate("nand", "tclk", CLOCK_GATING_BIT_NAND);
	camera = dove_register_gate("camera", "tclk", CLOCK_GATING_BIT_CAMERA);
	i2s0 = dove_register_gate("i2s0", "tclk", CLOCK_GATING_BIT_I2S0);
	i2s1 = dove_register_gate("i2s1", "tclk", CLOCK_GATING_BIT_I2S1);
	crypto = dove_register_gate("crypto", "tclk", CLOCK_GATING_BIT_CRYPTO);
	ac97 = dove_register_gate("ac97", "tclk", CLOCK_GATING_BIT_AC97);
	pdma = dove_register_gate("pdma", "tclk", CLOCK_GATING_BIT_PDMA);
	xor0 = dove_register_gate("xor0", "tclk", CLOCK_GATING_BIT_XOR0);
	xor1 = dove_register_gate("xor1", "tclk", CLOCK_GATING_BIT_XOR1);
	gephy = dove_register_gate("gephy", "tclk", CLOCK_GATING_BIT_GIGA_PHY);
	ge = dove_register_gate("ge", "gephy", CLOCK_GATING_BIT_GBE);

	orion_clkdev_add(NULL, "orion_spi.0", tclk);
	orion_clkdev_add(NULL, "orion_spi.1", tclk);
	orion_clkdev_add(NULL, "orion_wdt", tclk);
	orion_clkdev_add(NULL, "mv64xxx_i2c.0", tclk);

	orion_clkdev_add(NULL, "orion-ehci.0", usb0);
	orion_clkdev_add(NULL, "orion-ehci.1", usb1);
	orion_clkdev_add(NULL, "mv643xx_eth_port.0", ge);
	orion_clkdev_add(NULL, "sata_mv.0", sata);
	orion_clkdev_add("0", "pcie", pex0);
	orion_clkdev_add("1", "pcie", pex1);
	orion_clkdev_add(NULL, "sdhci-dove.0", sdio0);
	orion_clkdev_add(NULL, "sdhci-dove.1", sdio1);
	orion_clkdev_add(NULL, "orion_nand", nand);
	orion_clkdev_add(NULL, "cafe1000-ccic.0", camera);
	orion_clkdev_add(NULL, "mvebu-audio.0", i2s0);
	orion_clkdev_add(NULL, "mvebu-audio.1", i2s1);
	orion_clkdev_add(NULL, "mv_crypto", crypto);
	orion_clkdev_add(NULL, "dove-ac97", ac97);
	orion_clkdev_add(NULL, "dove-pdma", pdma);
	orion_clkdev_add(NULL, MV_XOR_NAME ".0", xor0);
	orion_clkdev_add(NULL, MV_XOR_NAME ".1", xor1);
}

Contributors
Person Tokens Prop Commits CommitProp
Sebastian Hesselbarth 425 89.85% 3 33.33%
Andrew Lunn 37 7.82% 2 22.22%
Thomas Petazzoni 4 0.85% 1 11.11%
Saeed Bishara 4 0.85% 1 11.11%
Russell King 2 0.42% 1 11.11%
Stephen Boyd 1 0.21% 1 11.11%
Total 473 100.00% 9 100.00%

/*****************************************************************************
 * EHCI0
 ****************************************************************************/


void __init dove_ehci0_init(void)
{
	orion_ehci_init(DOVE_USB0_PHYS_BASE, IRQ_DOVE_USB0, EHCI_PHY_NA);
}

Contributors
Person Tokens Prop Commits CommitProp
Saeed Bishara 11 64.71% 1 33.33%
Andrew Lunn 6 35.29% 2 66.67%
Total 17 100.00% 3 100.00%

/*****************************************************************************
 * EHCI1
 ****************************************************************************/


void __init dove_ehci1_init(void)
{
	orion_ehci_1_init(DOVE_USB1_PHYS_BASE, IRQ_DOVE_USB1);
}

Contributors
Person Tokens Prop Commits CommitProp
Saeed Bishara 11 73.33% 1 50.00%
Andrew Lunn 4 26.67% 1 50.00%
Total 15 100.00% 2 100.00%

/*****************************************************************************
 * GE00
 ****************************************************************************/


void __init dove_ge00_init(struct mv643xx_eth_platform_data *eth_data)
{
	orion_ge00_init(eth_data, DOVE_GE00_PHYS_BASE,
			IRQ_DOVE_GE00_SUM, IRQ_DOVE_GE00_ERR,
			1600);
}

Contributors
Person Tokens Prop Commits CommitProp
Saeed Bishara 14 58.33% 1 25.00%
Andrew Lunn 7 29.17% 1 25.00%
Arnaud Patard 2 8.33% 1 25.00%
Hannes Reinecke 1 4.17% 1 25.00%
Total 24 100.00% 4 100.00%

/*****************************************************************************
 * SoC RTC
 ****************************************************************************/


static void __init dove_rtc_init(void)
{
	orion_rtc_init(DOVE_RTC_PHYS_BASE, IRQ_DOVE_RTC);
}

Contributors
Person Tokens Prop Commits CommitProp
Andrew Lunn 16 100.00% 3 100.00%
Total 16 100.00% 3 100.00%

/*****************************************************************************
 * SATA
 ****************************************************************************/


void __init dove_sata_init(struct mv_sata_platform_data *sata_data)
{
	orion_sata_init(sata_data, DOVE_SATA_PHYS_BASE, IRQ_DOVE_SATA);

}

Contributors
Person Tokens Prop Commits CommitProp
Andrew Lunn 20 100.00% 2 100.00%
Total 20 100.00% 2 100.00%

/*****************************************************************************
 * UART0
 ****************************************************************************/


void __init dove_uart0_init(void)
{
	orion_uart0_init(DOVE_UART0_VIRT_BASE, DOVE_UART0_PHYS_BASE,
			 IRQ_DOVE_UART_0, tclk);
}

Contributors
Person Tokens Prop Commits CommitProp
Andrew Lunn 19 100.00% 2 100.00%
Total 19 100.00% 2 100.00%

/*****************************************************************************
 * UART1
 ****************************************************************************/


void __init dove_uart1_init(void)
{
	orion_uart1_init(DOVE_UART1_VIRT_BASE, DOVE_UART1_PHYS_BASE,
			 IRQ_DOVE_UART_1, tclk);
}

Contributors
Person Tokens Prop Commits CommitProp
Andrew Lunn 19 100.00% 2 100.00%
Total 19 100.00% 2 100.00%

/*****************************************************************************
 * UART2
 ****************************************************************************/


void __init dove_uart2_init(void)
{
	orion_uart2_init(DOVE_UART2_VIRT_BASE, DOVE_UART2_PHYS_BASE,
			 IRQ_DOVE_UART_2, tclk);
}

Contributors
Person Tokens Prop Commits CommitProp
Andrew Lunn 19 100.00% 2 100.00%
Total 19 100.00% 2 100.00%

/*****************************************************************************
 * UART3
 ****************************************************************************/


void __init dove_uart3_init(void)
{
	orion_uart3_init(DOVE_UART3_VIRT_BASE, DOVE_UART3_PHYS_BASE,
			 IRQ_DOVE_UART_3, tclk);
}

Contributors
Person Tokens Prop Commits CommitProp
Saeed Bishara 11 57.89% 1 33.33%
Andrew Lunn 8 42.11% 2 66.67%
Total 19 100.00% 3 100.00%

/*****************************************************************************
 * SPI
 ****************************************************************************/


void __init dove_spi0_init(void)
{
	orion_spi_init(DOVE_SPI0_PHYS_BASE);
}

Contributors
Person Tokens Prop Commits CommitProp
Saeed Bishara 11 84.62% 1 50.00%
Andrew Lunn 2 15.38% 1 50.00%
Total 13 100.00% 2 100.00%



void __init dove_spi1_init(void)
{
	orion_spi_1_init(DOVE_SPI1_PHYS_BASE);
}

Contributors
Person Tokens Prop Commits CommitProp
Saeed Bishara 11 84.62% 1 33.33%
Andrew Lunn 1 7.69% 1 33.33%
Nico Pitre 1 7.69% 1 33.33%
Total 13 100.00% 3 100.00%

/*****************************************************************************
 * I2C
 ****************************************************************************/


void __init dove_i2c_init(void)
{
	orion_i2c_init(DOVE_I2C_PHYS_BASE, IRQ_DOVE_I2C, 10);
}

Contributors
Person Tokens Prop Commits CommitProp
Saeed Bishara 11 64.71% 1 50.00%
Andrew Lunn 6 35.29% 1 50.00%
Total 17 100.00% 2 100.00%

/*****************************************************************************
 * Time handling
 ****************************************************************************/


void __init dove_init_early(void)
{
	orion_time_set_base(TIMER_VIRT_BASE);
	mvebu_mbus_init("marvell,dove-mbus",
			BRIDGE_WINS_BASE, BRIDGE_WINS_SZ,
			DOVE_MC_WINS_BASE, DOVE_MC_WINS_SZ);
}

Contributors
Person Tokens Prop Commits CommitProp
Thomas Petazzoni 13 50.00% 1 50.00%
Lennert Buytenhek 13 50.00% 1 50.00%
Total 26 100.00% 2 100.00%



static int __init dove_find_tclk(void)
{
	return 166666667;
}

Contributors
Person Tokens Prop Commits CommitProp
Saeed Bishara 10 83.33% 1 50.00%
Sebastian Hesselbarth 2 16.67% 1 50.00%
Total 12 100.00% 2 100.00%



void __init dove_timer_init(void)
{
	dove_tclk = dove_find_tclk();
	orion_time_init(BRIDGE_VIRT_BASE, BRIDGE_INT_TIMER1_CLR,
			IRQ_DOVE_BRIDGE, dove_tclk);
}

Contributors
Person Tokens Prop Commits CommitProp
Saeed Bishara 13 54.17% 1 25.00%
Sebastian Hesselbarth 6 25.00% 1 25.00%
Lennert Buytenhek 4 16.67% 1 25.00%
Andrew Lunn 1 4.17% 1 25.00%
Total 24 100.00% 4 100.00%

/*****************************************************************************
 * XOR 0
 ****************************************************************************/


static void __init dove_xor0_init(void)
{
	orion_xor0_init(DOVE_XOR0_PHYS_BASE, DOVE_XOR0_HIGH_PHYS_BASE,
			IRQ_DOVE_XOR_00, IRQ_DOVE_XOR_01);
}

Contributors
Person Tokens Prop Commits CommitProp
Andrew Lunn 15 75.00% 2 66.67%
Saeed Bishara 5 25.00% 1 33.33%
Total 20 100.00% 3 100.00%

/*****************************************************************************
 * XOR 1
 ****************************************************************************/


static void __init dove_xor1_init(void)
{
	orion_xor1_init(DOVE_XOR1_PHYS_BASE, DOVE_XOR1_HIGH_PHYS_BASE,
			IRQ_DOVE_XOR_10, IRQ_DOVE_XOR_11);
}

Contributors
Person Tokens Prop Commits CommitProp
Andrew Lunn 11 55.00% 2 66.67%
Saeed Bishara 9 45.00% 1 33.33%
Total 20 100.00% 3 100.00%

/*****************************************************************************
 * SDIO
 ****************************************************************************/

static u64 sdio_dmamask = DMA_BIT_MASK(32);


static struct resource dove_sdio0_resources[] = {
	{
		.start	= DOVE_SDIO0_PHYS_BASE,
		.end	= DOVE_SDIO0_PHYS_BASE + 0xff,
		.flags	= IORESOURCE_MEM,
        }, {
		.start	= IRQ_DOVE_SDIO0,
		.end	= IRQ_DOVE_SDIO0,
		.flags	= IORESOURCE_IRQ,
        },
};


static struct platform_device dove_sdio0 = {
	.name		= "sdhci-dove",
	.id		= 0,
	.dev		= {
		.dma_mask		= &sdio_dmamask,
		.coherent_dma_mask	= DMA_BIT_MASK(32),
        },
	.resource	= dove_sdio0_resources,
	.num_resources	= ARRAY_SIZE(dove_sdio0_resources),
};



void __init dove_sdio0_init(void)
{
	platform_device_register(&dove_sdio0);
}

Contributors
Person Tokens Prop Commits CommitProp
Saeed Bishara 14 100.00% 1 100.00%
Total 14 100.00% 1 100.00%


static struct resource dove_sdio1_resources[] = {
	{
		.start	= DOVE_SDIO1_PHYS_BASE,
		.end	= DOVE_SDIO1_PHYS_BASE + 0xff,
		.flags	= IORESOURCE_MEM,
        }, {
		.start	= IRQ_DOVE_SDIO1,
		.end	= IRQ_DOVE_SDIO1,
		.flags	= IORESOURCE_IRQ,
        },
};


static struct platform_device dove_sdio1 = {
	.name		= "sdhci-dove",
	.id		= 1,
	.dev		= {
		.dma_mask		= &sdio_dmamask,
		.coherent_dma_mask	= DMA_BIT_MASK(32),
        },
	.resource	= dove_sdio1_resources,
	.num_resources	= ARRAY_SIZE(dove_sdio1_resources),
};



void __init dove_sdio1_init(void)
{
	platform_device_register(&dove_sdio1);
}

Contributors
Person Tokens Prop Commits CommitProp
Saeed Bishara 14 100.00% 1 100.00%
Total 14 100.00% 1 100.00%



void __init dove_setup_cpu_wins(void)
{
	/*
         * The PCIe windows will no longer be statically allocated
         * here once Dove is migrated to the pci-mvebu driver. The
         * non-PCIe windows will no longer be created here once Dove
         * fully moves to DT.
         */
	mvebu_mbus_add_window_remap_by_id(DOVE_MBUS_PCIE0_IO_TARGET,
					  DOVE_MBUS_PCIE0_IO_ATTR,
					  DOVE_PCIE0_IO_PHYS_BASE,
					  DOVE_PCIE0_IO_SIZE,
					  DOVE_PCIE0_IO_BUS_BASE);
	mvebu_mbus_add_window_remap_by_id(DOVE_MBUS_PCIE1_IO_TARGET,
					  DOVE_MBUS_PCIE1_IO_ATTR,
					  DOVE_PCIE1_IO_PHYS_BASE,
					  DOVE_PCIE1_IO_SIZE,
					  DOVE_PCIE1_IO_BUS_BASE);
	mvebu_mbus_add_window_by_id(DOVE_MBUS_PCIE0_MEM_TARGET,
				    DOVE_MBUS_PCIE0_MEM_ATTR,
				    DOVE_PCIE0_MEM_PHYS_BASE,
				    DOVE_PCIE0_MEM_SIZE);
	mvebu_mbus_add_window_by_id(DOVE_MBUS_PCIE1_MEM_TARGET,
				    DOVE_MBUS_PCIE1_MEM_ATTR,
				    DOVE_PCIE1_MEM_PHYS_BASE,
				    DOVE_PCIE1_MEM_SIZE);
	mvebu_mbus_add_window_by_id(DOVE_MBUS_CESA_TARGET,
				    DOVE_MBUS_CESA_ATTR,
				    DOVE_CESA_PHYS_BASE,
				    DOVE_CESA_SIZE);
	mvebu_mbus_add_window_by_id(DOVE_MBUS_BOOTROM_TARGET,
				    DOVE_MBUS_BOOTROM_ATTR,
				    DOVE_BOOTROM_PHYS_BASE,
				    DOVE_BOOTROM_SIZE);
	mvebu_mbus_add_window_by_id(DOVE_MBUS_SCRATCHPAD_TARGET,
				    DOVE_MBUS_SCRATCHPAD_ATTR,
				    DOVE_SCRATCHPAD_PHYS_BASE,
				    DOVE_SCRATCHPAD_SIZE);
}

Contributors
Person Tokens Prop Commits CommitProp
Thomas Petazzoni 90 100.00% 2 100.00%
Total 90 100.00% 2 100.00%


static struct resource orion_wdt_resource[] = {
		DEFINE_RES_MEM(TIMER_PHYS_BASE, 0x04),
		DEFINE_RES_MEM(RSTOUTn_MASK_PHYS, 0x04),
};


static struct platform_device orion_wdt_device = {
	.name		= "orion_wdt",
	.id		= -1,
	.num_resources	= ARRAY_SIZE(orion_wdt_resource),
	.resource	= orion_wdt_resource,
};



static void __init __maybe_unused orion_wdt_init(void)
{
	platform_device_register(&orion_wdt_device);
}

Contributors
Person Tokens Prop Commits CommitProp
Arnd Bergmann 16 100.00% 1 100.00%
Total 16 100.00% 1 100.00%


static const struct dove_pmu_domain_initdata pmu_domains[] __initconst = {
	{
		.pwr_mask = PMU_PWR_VPU_PWR_DWN_MASK,
		.rst_mask = PMU_SW_RST_VIDEO_MASK,
		.iso_mask = PMU_ISO_VIDEO_MASK,
		.name = "vpu-domain",
        }, {
		.pwr_mask = PMU_PWR_GPU_PWR_DWN_MASK,
		.rst_mask = PMU_SW_RST_GPU_MASK,
		.iso_mask = PMU_ISO_GPU_MASK,
		.name = "gpu-domain",
        }, {
		/* sentinel */
	},
};


static const struct dove_pmu_initdata pmu_data __initconst = {
	.pmc_base = DOVE_PMU_VIRT_BASE,
	.pmu_base = DOVE_PMU_VIRT_BASE + 0x8000,
	.irq = IRQ_DOVE_PMU,
	.irq_domain_start = IRQ_DOVE_PMU_START,
	.domains = pmu_domains,
};



void __init dove_init(void)
{
	pr_info("Dove 88AP510 SoC, TCLK = %d MHz.\n",
		(dove_tclk + 499999) / 1000000);

#ifdef CONFIG_CACHE_TAUROS2
	tauros2_init(0);
#endif
	dove_setup_cpu_wins();

	/* Setup root of clk tree */
	dove_clk_init();

	/* internal devices that every board has */
	dove_init_pmu_legacy(&pmu_data);
	dove_rtc_init();
	dove_xor0_init();
	dove_xor1_init();
}

Contributors
Person Tokens Prop Commits CommitProp
Saeed Bishara 30 55.56% 1 14.29%
Lennert Buytenhek 7 12.96% 1 14.29%
Russell King 6 11.11% 1 14.29%
Sebastian Hesselbarth 4 7.41% 1 14.29%
Andrew Lunn 3 5.56% 1 14.29%
Chao Xie 3 5.56% 1 14.29%
Thomas Petazzoni 1 1.85% 1 14.29%
Total 54 100.00% 7 100.00%



void dove_restart(enum reboot_mode mode, const char *cmd)
{
	/*
         * Enable soft reset to assert RSTOUTn.
         */
	writel(SOFT_RESET_OUT_EN, RSTOUTn_MASK);

	/*
         * Assert soft reset.
         */
	writel(SOFT_RESET, SYSTEM_SOFT_RESET);

	while (1)
		;
}
Contributors
Person Tokens Prop Commits CommitProp
Russell King 33 94.29% 1 50.00%
Robin Holt 2 5.71% 1 50.00%
Total 35 100.00% 2 100.00%

Overall Contributors
Person Tokens Prop Commits CommitProp
Sebastian Hesselbarth 517 31.68% 6 15.00%
Saeed Bishara 479 29.35% 2 5.00%
Andrew Lunn 215 13.17% 15 37.50%
Thomas Petazzoni 175 10.72% 4 10.00%
Russell King 138 8.46% 3 7.50%
Arnd Bergmann 69 4.23% 1 2.50%
Lennert Buytenhek 27 1.65% 2 5.00%
Chao Xie 3 0.18% 1 2.50%
Arnaud Patard 2 0.12% 1 2.50%
Mike Rapoport 2 0.12% 1 2.50%
Robin Holt 2 0.12% 1 2.50%
Stephen Boyd 1 0.06% 1 2.50%
Hannes Reinecke 1 0.06% 1 2.50%
Nico Pitre 1 0.06% 1 2.50%
Total 1632 100.00% 40 100.00%
Directory: arch/arm/mach-dove

Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.
Created with cregit.
Person	Tokens	Prop	Commits	CommitProp
Saeed Bishara	18	100.00%	1	100.00%
Total	18	100.00%	1	100.00%
cregit-Linux how code gets into the kernel

Release 4.11 arch/arm/mach-dove/common.c

Contributors

Contributors

Contributors

Contributors

Contributors

Contributors

Contributors

Contributors

Contributors

Contributors

Contributors

Contributors

Contributors

Contributors

Contributors

Contributors

Contributors

Contributors

Contributors

Contributors

Contributors

Contributors

Contributors

Contributors

Contributors

Contributors

Overall Contributors
