Release 4.11 arch/arm/mach-footbridge/dc21285-timer.c
/*
* linux/arch/arm/mach-footbridge/dc21285-timer.c
*
* Copyright (C) 1998 Russell King.
* Copyright (C) 1998 Phil Blundell
*/
#include <linux/clockchips.h>
#include <linux/clocksource.h>
#include <linux/init.h>
#include <linux/interrupt.h>
#include <linux/irq.h>
#include <linux/sched_clock.h>
#include <asm/irq.h>
#include <asm/hardware/dec21285.h>
#include <asm/mach/time.h>
#include <asm/system_info.h>
#include "common.h"
static u64 cksrc_dc21285_read(struct clocksource *cs)
{
return cs->mask - *CSR_TIMER2_VALUE;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Russell King | 18 | 94.74% | 1 | 50.00% |
| Thomas Gleixner | 1 | 5.26% | 1 | 50.00% |
| Total | 19 | 100.00% | 2 | 100.00% |
static int cksrc_dc21285_enable(struct clocksource *cs)
{
*CSR_TIMER2_LOAD = cs->mask;
*CSR_TIMER2_CLR = 0;
*CSR_TIMER2_CNTL = TIMER_CNTL_ENABLE | TIMER_CNTL_DIV16;
return 0;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Russell King | 33 | 100.00% | 1 | 100.00% |
| Total | 33 | 100.00% | 1 | 100.00% |
static void cksrc_dc21285_disable(struct clocksource *cs)
{
*CSR_TIMER2_CNTL = 0;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Russell King | 15 | 93.75% | 1 | 50.00% |
| Thomas Gleixner | 1 | 6.25% | 1 | 50.00% |
| Total | 16 | 100.00% | 2 | 100.00% |
static struct clocksource cksrc_dc21285 = {
.name = "dc21285_timer2",
.rating = 200,
.read = cksrc_dc21285_read,
.enable = cksrc_dc21285_enable,
.disable = cksrc_dc21285_disable,
.mask = CLOCKSOURCE_MASK(24),
.flags = CLOCK_SOURCE_IS_CONTINUOUS,
};
static int ckevt_dc21285_set_next_event(unsigned long delta,
struct clock_event_device *c)
{
*CSR_TIMER1_CLR = 0;
*CSR_TIMER1_LOAD = delta;
*CSR_TIMER1_CNTL = TIMER_CNTL_ENABLE | TIMER_CNTL_DIV16;
return 0;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Russell King | 35 | 100.00% | 1 | 100.00% |
| Total | 35 | 100.00% | 1 | 100.00% |
static int ckevt_dc21285_shutdown(struct clock_event_device *c)
{
*CSR_TIMER1_CNTL = 0;
return 0;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Viresh Kumar | 11 | 57.89% | 1 | 33.33% |
| Russell King | 8 | 42.11% | 2 | 66.67% |
| Total | 19 | 100.00% | 3 | 100.00% |
static int ckevt_dc21285_set_periodic(struct clock_event_device *c)
{
*CSR_TIMER1_CLR = 0;
*CSR_TIMER1_LOAD = (mem_fclk_21285 + 8 * HZ) / (16 * HZ);
*CSR_TIMER1_CNTL = TIMER_CNTL_ENABLE | TIMER_CNTL_AUTORELOAD |
TIMER_CNTL_DIV16;
return 0;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Russell King | 34 | 75.56% | 2 | 66.67% |
| Viresh Kumar | 11 | 24.44% | 1 | 33.33% |
| Total | 45 | 100.00% | 3 | 100.00% |
static struct clock_event_device ckevt_dc21285 = {
.name = "dc21285_timer1",
.features = CLOCK_EVT_FEAT_PERIODIC |
CLOCK_EVT_FEAT_ONESHOT,
.rating = 200,
.irq = IRQ_TIMER1,
.set_next_event = ckevt_dc21285_set_next_event,
.set_state_shutdown = ckevt_dc21285_shutdown,
.set_state_periodic = ckevt_dc21285_set_periodic,
.set_state_oneshot = ckevt_dc21285_shutdown,
.tick_resume = ckevt_dc21285_set_periodic,
};
static irqreturn_t timer1_interrupt(int irq, void *dev_id)
{
struct clock_event_device *ce = dev_id;
*CSR_TIMER1_CLR = 0;
/* Stop the timer if in one-shot mode */
if (clockevent_state_oneshot(ce))
*CSR_TIMER1_CNTL = 0;
ce->event_handler(ce);
return IRQ_HANDLED;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Russell King | 45 | 93.75% | 3 | 75.00% |
| Viresh Kumar | 3 | 6.25% | 1 | 25.00% |
| Total | 48 | 100.00% | 4 | 100.00% |
static struct irqaction footbridge_timer_irq = {
.name = "dc21285_timer1",
.handler = timer1_interrupt,
.flags = IRQF_TIMER | IRQF_IRQPOLL,
.dev_id = &ckevt_dc21285,
};
/*
* Set up timer interrupt.
*/
void __init footbridge_timer_init(void)
{
struct clock_event_device *ce = &ckevt_dc21285;
unsigned rate = DIV_ROUND_CLOSEST(mem_fclk_21285, 16);
clocksource_register_hz(&cksrc_dc21285, rate);
setup_irq(ce->irq, &footbridge_timer_irq);
ce->cpumask = cpumask_of(smp_processor_id());
clockevents_config_and_register(ce, rate, 0x4, 0xffffff);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Russell King | 59 | 90.77% | 4 | 80.00% |
| Shawn Guo | 6 | 9.23% | 1 | 20.00% |
| Total | 65 | 100.00% | 5 | 100.00% |
static u64 notrace footbridge_read_sched_clock(void)
{
return ~*CSR_TIMER3_VALUE;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Russell King | 13 | 92.86% | 1 | 50.00% |
| Stephen Boyd | 1 | 7.14% | 1 | 50.00% |
| Total | 14 | 100.00% | 2 | 100.00% |
void __init footbridge_sched_clock(void)
{
unsigned rate = DIV_ROUND_CLOSEST(mem_fclk_21285, 16);
*CSR_TIMER3_LOAD = 0;
*CSR_TIMER3_CLR = 0;
*CSR_TIMER3_CNTL = TIMER_CNTL_ENABLE | TIMER_CNTL_DIV16;
sched_clock_register(footbridge_read_sched_clock, 24, rate);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Russell King | 43 | 97.73% | 1 | 50.00% |
| Stephen Boyd | 1 | 2.27% | 1 | 50.00% |
| Total | 44 | 100.00% | 2 | 100.00% |
Overall Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Russell King | 442 | 88.05% | 7 | 43.75% |
| Viresh Kumar | 42 | 8.37% | 1 | 6.25% |
| Shawn Guo | 6 | 1.20% | 1 | 6.25% |
| Thomas Gleixner | 5 | 1.00% | 4 | 25.00% |
| David Howells | 3 | 0.60% | 1 | 6.25% |
| Bernhard Walle | 2 | 0.40% | 1 | 6.25% |
| Stephen Boyd | 2 | 0.40% | 1 | 6.25% |
| Total | 502 | 100.00% | 16 | 100.00% |
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.