Release 4.11 arch/arm/mach-rpc/irq.c
#include <linux/init.h>
#include <linux/list.h>
#include <linux/io.h>
#include <asm/mach/irq.h>
#include <asm/hardware/iomd.h>
#include <asm/irq.h>
#include <asm/fiq.h>
static void iomd_ack_irq_a(struct irq_data *d)
{
unsigned int val, mask;
mask = 1 << d->irq;
val = iomd_readb(IOMD_IRQMASKA);
iomd_writeb(val & ~mask, IOMD_IRQMASKA);
iomd_writeb(mask, IOMD_IRQCLRA);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Linus Torvalds | 42 | 85.71% | 1 | 33.33% |
Lennert Buytenhek | 6 | 12.24% | 1 | 33.33% |
Russell King | 1 | 2.04% | 1 | 33.33% |
Total | 49 | 100.00% | 3 | 100.00% |
static void iomd_mask_irq_a(struct irq_data *d)
{
unsigned int val, mask;
mask = 1 << d->irq;
val = iomd_readb(IOMD_IRQMASKA);
iomd_writeb(val & ~mask, IOMD_IRQMASKA);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Linus Torvalds | 35 | 83.33% | 1 | 33.33% |
Lennert Buytenhek | 6 | 14.29% | 1 | 33.33% |
Russell King | 1 | 2.38% | 1 | 33.33% |
Total | 42 | 100.00% | 3 | 100.00% |
static void iomd_unmask_irq_a(struct irq_data *d)
{
unsigned int val, mask;
mask = 1 << d->irq;
val = iomd_readb(IOMD_IRQMASKA);
iomd_writeb(val | mask, IOMD_IRQMASKA);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Linus Torvalds | 34 | 82.93% | 1 | 33.33% |
Lennert Buytenhek | 6 | 14.63% | 1 | 33.33% |
Russell King | 1 | 2.44% | 1 | 33.33% |
Total | 41 | 100.00% | 3 | 100.00% |
static struct irq_chip iomd_a_chip = {
.irq_ack = iomd_ack_irq_a,
.irq_mask = iomd_mask_irq_a,
.irq_unmask = iomd_unmask_irq_a,
};
static void iomd_mask_irq_b(struct irq_data *d)
{
unsigned int val, mask;
mask = 1 << (d->irq & 7);
val = iomd_readb(IOMD_IRQMASKB);
iomd_writeb(val & ~mask, IOMD_IRQMASKB);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Linus Torvalds | 39 | 84.78% | 1 | 33.33% |
Lennert Buytenhek | 6 | 13.04% | 1 | 33.33% |
Russell King | 1 | 2.17% | 1 | 33.33% |
Total | 46 | 100.00% | 3 | 100.00% |
static void iomd_unmask_irq_b(struct irq_data *d)
{
unsigned int val, mask;
mask = 1 << (d->irq & 7);
val = iomd_readb(IOMD_IRQMASKB);
iomd_writeb(val | mask, IOMD_IRQMASKB);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Linus Torvalds | 38 | 84.44% | 1 | 33.33% |
Lennert Buytenhek | 6 | 13.33% | 1 | 33.33% |
Russell King | 1 | 2.22% | 1 | 33.33% |
Total | 45 | 100.00% | 3 | 100.00% |
static struct irq_chip iomd_b_chip = {
.irq_ack = iomd_mask_irq_b,
.irq_mask = iomd_mask_irq_b,
.irq_unmask = iomd_unmask_irq_b,
};
static void iomd_mask_irq_dma(struct irq_data *d)
{
unsigned int val, mask;
mask = 1 << (d->irq & 7);
val = iomd_readb(IOMD_DMAMASK);
iomd_writeb(val & ~mask, IOMD_DMAMASK);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Linus Torvalds | 39 | 84.78% | 1 | 33.33% |
Lennert Buytenhek | 6 | 13.04% | 1 | 33.33% |
Russell King | 1 | 2.17% | 1 | 33.33% |
Total | 46 | 100.00% | 3 | 100.00% |
static void iomd_unmask_irq_dma(struct irq_data *d)
{
unsigned int val, mask;
mask = 1 << (d->irq & 7);
val = iomd_readb(IOMD_DMAMASK);
iomd_writeb(val | mask, IOMD_DMAMASK);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Linus Torvalds | 38 | 84.44% | 1 | 33.33% |
Lennert Buytenhek | 6 | 13.33% | 1 | 33.33% |
Russell King | 1 | 2.22% | 1 | 33.33% |
Total | 45 | 100.00% | 3 | 100.00% |
static struct irq_chip iomd_dma_chip = {
.irq_ack = iomd_mask_irq_dma,
.irq_mask = iomd_mask_irq_dma,
.irq_unmask = iomd_unmask_irq_dma,
};
static void iomd_mask_irq_fiq(struct irq_data *d)
{
unsigned int val, mask;
mask = 1 << (d->irq & 7);
val = iomd_readb(IOMD_FIQMASK);
iomd_writeb(val & ~mask, IOMD_FIQMASK);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Linus Torvalds | 39 | 84.78% | 1 | 33.33% |
Lennert Buytenhek | 6 | 13.04% | 1 | 33.33% |
Russell King | 1 | 2.17% | 1 | 33.33% |
Total | 46 | 100.00% | 3 | 100.00% |
static void iomd_unmask_irq_fiq(struct irq_data *d)
{
unsigned int val, mask;
mask = 1 << (d->irq & 7);
val = iomd_readb(IOMD_FIQMASK);
iomd_writeb(val | mask, IOMD_FIQMASK);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Linus Torvalds | 38 | 84.44% | 1 | 33.33% |
Lennert Buytenhek | 6 | 13.33% | 1 | 33.33% |
Russell King | 1 | 2.22% | 1 | 33.33% |
Total | 45 | 100.00% | 3 | 100.00% |
static struct irq_chip iomd_fiq_chip = {
.irq_ack = iomd_mask_irq_fiq,
.irq_mask = iomd_mask_irq_fiq,
.irq_unmask = iomd_unmask_irq_fiq,
};
extern unsigned char rpc_default_fiq_start, rpc_default_fiq_end;
void __init rpc_init_irq(void)
{
unsigned int irq, clr, set = 0;
iomd_writeb(0, IOMD_IRQMASKA);
iomd_writeb(0, IOMD_IRQMASKB);
iomd_writeb(0, IOMD_FIQMASK);
iomd_writeb(0, IOMD_DMAMASK);
set_fiq_handler(&rpc_default_fiq_start,
&rpc_default_fiq_end - &rpc_default_fiq_start);
for (irq = 0; irq < NR_IRQS; irq++) {
clr = IRQ_NOREQUEST;
if (irq <= 6 || (irq >= 9 && irq <= 15))
clr |= IRQ_NOPROBE;
if (irq == 21 || (irq >= 16 && irq <= 19) ||
irq == IRQ_KEYBOARDTX)
set |= IRQ_NOAUTOEN;
switch (irq) {
case 0 ... 7:
irq_set_chip_and_handler(irq, &iomd_a_chip,
handle_level_irq);
irq_modify_status(irq, clr, set);
break;
case 8 ... 15:
irq_set_chip_and_handler(irq, &iomd_b_chip,
handle_level_irq);
irq_modify_status(irq, clr, set);
break;
case 16 ... 21:
irq_set_chip_and_handler(irq, &iomd_dma_chip,
handle_level_irq);
irq_modify_status(irq, clr, set);
break;
case 64 ... 71:
irq_set_chip(irq, &iomd_fiq_chip);
irq_modify_status(irq, clr, set);
break;
}
}
init_FIQ(FIQ_START);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Linus Torvalds | 101 | 43.91% | 1 | 12.50% |
Russell King | 83 | 36.09% | 2 | 25.00% |
Rob Herring | 39 | 16.96% | 2 | 25.00% |
Thomas Gleixner | 4 | 1.74% | 2 | 25.00% |
Shawn Guo | 3 | 1.30% | 1 | 12.50% |
Total | 230 | 100.00% | 8 | 100.00% |
Overall Contributors
Person | Tokens | Prop | Commits | CommitProp |
Linus Torvalds | 454 | 60.45% | 1 | 8.33% |
Russell King | 175 | 23.30% | 5 | 41.67% |
Lennert Buytenhek | 66 | 8.79% | 1 | 8.33% |
Rob Herring | 49 | 6.52% | 2 | 16.67% |
Thomas Gleixner | 4 | 0.53% | 2 | 16.67% |
Shawn Guo | 3 | 0.40% | 1 | 8.33% |
Total | 751 | 100.00% | 12 | 100.00% |
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.