Release 4.11 arch/arm64/include/asm/cachetype.h

/*
 * Copyright (C) 2012 ARM Ltd.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 */
#ifndef __ASM_CACHETYPE_H

#define __ASM_CACHETYPE_H

#include <asm/cputype.h>


#define CTR_L1IP_SHIFT		14

#define CTR_L1IP_MASK		3

#define CTR_CWG_SHIFT		24

#define CTR_CWG_MASK		15


#define ICACHE_POLICY_RESERVED	0

#define ICACHE_POLICY_AIVIVT	1

#define ICACHE_POLICY_VIPT	2

#define ICACHE_POLICY_PIPT	3

#ifndef __ASSEMBLY__

#include <linux/bitops.h>


#define CTR_L1IP(ctr)	(((ctr) >> CTR_L1IP_SHIFT) & CTR_L1IP_MASK)


#define ICACHEF_ALIASING	0

#define ICACHEF_AIVIVT		1

extern unsigned long __icache_flags;

/*
 * NumSets, bits[27:13] - (Number of sets in cache) - 1
 * Associativity, bits[12:3] - (Associativity of cache) - 1
 * LineSize, bits[2:0] - (Log2(Number of words in cache line)) - 2
 */

#define CCSIDR_EL1_WRITE_THROUGH	BIT(31)

#define CCSIDR_EL1_WRITE_BACK		BIT(30)

#define CCSIDR_EL1_READ_ALLOCATE	BIT(29)

#define CCSIDR_EL1_WRITE_ALLOCATE	BIT(28)

#define CCSIDR_EL1_LINESIZE_MASK	0x7

#define CCSIDR_EL1_LINESIZE(x)		((x) & CCSIDR_EL1_LINESIZE_MASK)

#define CCSIDR_EL1_ASSOCIATIVITY_SHIFT	3

#define CCSIDR_EL1_ASSOCIATIVITY_MASK	0x3ff

#define CCSIDR_EL1_ASSOCIATIVITY(x)	\
	(((x) >> CCSIDR_EL1_ASSOCIATIVITY_SHIFT) & CCSIDR_EL1_ASSOCIATIVITY_MASK)

#define CCSIDR_EL1_NUMSETS_SHIFT	13

#define CCSIDR_EL1_NUMSETS_MASK		0x7fff

#define CCSIDR_EL1_NUMSETS(x) \
	(((x) >> CCSIDR_EL1_NUMSETS_SHIFT) & CCSIDR_EL1_NUMSETS_MASK)


#define CACHE_LINESIZE(x)	(16 << CCSIDR_EL1_LINESIZE(x))

#define CACHE_NUMSETS(x)	(CCSIDR_EL1_NUMSETS(x) + 1)

#define CACHE_ASSOCIATIVITY(x)	(CCSIDR_EL1_ASSOCIATIVITY(x) + 1)

extern u64 __attribute_const__ cache_get_ccsidr(u64 csselr);

/* Helpers for Level 1 Instruction cache csselr = 1L */


static inline int icache_get_linesize(void)
{
	return CACHE_LINESIZE(cache_get_ccsidr(1L));
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Ard Biesheuvel
13
72.22%
1
50.00%
Sudeep Holla
5
27.78%
1
50.00%
Total
18
100.00%
2
100.00%



static inline int icache_get_numsets(void)
{
	return CACHE_NUMSETS(cache_get_ccsidr(1L));
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Ard Biesheuvel
13
72.22%
1
50.00%
Sudeep Holla
5
27.78%
1
50.00%
Total
18
100.00%
2
100.00%

/*
 * Whilst the D-side always behaves as PIPT on AArch64, aliasing is
 * permitted in the I-cache.
 */


static inline int icache_is_aliasing(void)
{
	return test_bit(ICACHEF_ALIASING, &__icache_flags);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Catalin Marinas
11
61.11%
1
50.00%
Mark Rutland
7
38.89%
1
50.00%
Total
18
100.00%
2
100.00%



static inline int icache_is_aivivt(void)
{
	return test_bit(ICACHEF_AIVIVT, &__icache_flags);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Catalin Marinas
11
61.11%
1
50.00%
Mark Rutland
7
38.89%
1
50.00%
Total
18
100.00%
2
100.00%



static inline u32 cache_type_cwg(void)
{
	return (read_cpuid_cachetype() >> CTR_CWG_SHIFT) & CTR_CWG_MASK;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Catalin Marinas
19
100.00%
1
100.00%
Total
19
100.00%
1
100.00%

#endif	/* __ASSEMBLY__ */

#endif	/* __ASM_CACHETYPE_H */
Overall Contributors
Person
Tokens
Prop
Commits
CommitProp
Catalin Marinas
95
36.96%
2
33.33%
Sudeep Holla
70
27.24%
1
16.67%
Ard Biesheuvel
57
22.18%
1
16.67%
Mark Rutland
33
12.84%
1
16.67%
Will Deacon
2
0.78%
1
16.67%
Total
257
100.00%
6
100.00%
Directory: arch/arm64/include/asm

Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.