Release 4.11 arch/mips/mti-malta/malta-time.c

/*
 * Carsten Langgaard, carstenl@mips.com
 * Copyright (C) 1999,2000 MIPS Technologies, Inc.  All rights reserved.
 *
 *  This program is free software; you can distribute it and/or modify it
 *  under the terms of the GNU General Public License (Version 2) as
 *  published by the Free Software Foundation.
 *
 *  This program is distributed in the hope it will be useful, but WITHOUT
 *  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 *  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
 *  for more details.
 *
 *  You should have received a copy of the GNU General Public License along
 *  with this program; if not, write to the Free Software Foundation, Inc.,
 *  59 Temple Place - Suite 330, Boston MA 02111-1307, USA.
 *
 * Setting up the clock on the MIPS boards.
 */
#include <linux/types.h>
#include <linux/i8253.h>
#include <linux/init.h>
#include <linux/kernel_stat.h>
#include <linux/math64.h>
#include <linux/sched.h>
#include <linux/spinlock.h>
#include <linux/interrupt.h>
#include <linux/irqchip/mips-gic.h>
#include <linux/timex.h>
#include <linux/mc146818rtc.h>

#include <asm/cpu.h>
#include <asm/mipsregs.h>
#include <asm/mipsmtregs.h>
#include <asm/hardirq.h>
#include <asm/irq.h>
#include <asm/div64.h>
#include <asm/setup.h>
#include <asm/time.h>
#include <asm/mc146818-time.h>
#include <asm/msc01_ic.h>

#include <asm/mips-boards/generic.h>
#include <asm/mips-boards/maltaint.h>


static int mips_cpu_timer_irq;

static int mips_cpu_perf_irq;
extern int cp0_perfcount_irq;


static unsigned int gic_frequency;



static void mips_timer_dispatch(void)
{
	do_IRQ(mips_cpu_timer_irq);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Ralf Bächle
13
100.00%
3
100.00%
Total
13
100.00%
3
100.00%



static void mips_perf_dispatch(void)
{
	do_IRQ(mips_cpu_perf_irq);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Chris Dearman
12
92.31%
1
50.00%
Ralf Bächle
1
7.69%
1
50.00%
Total
13
100.00%
2
100.00%



static unsigned int freqround(unsigned int freq, unsigned int amount)
{
	freq += amount;
	freq -= freq % (amount*2);
	return freq;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Steven J. Hill
29
90.62%
1
33.33%
Linus Torvalds
2
6.25%
1
33.33%
Ralf Bächle
1
3.12%
1
33.33%
Total
32
100.00%
3
100.00%

/*
 * Estimate CPU and GIC frequencies.
 */


static void __init estimate_frequencies(void)
{
	unsigned long flags;
	unsigned int count, start;
	unsigned char secs1, secs2, ctrl;
	int secs;
	u64 giccount = 0, gicstart = 0;

#if defined(CONFIG_KVM_GUEST) && CONFIG_KVM_GUEST_TIMER_FREQ
	mips_hpt_frequency = CONFIG_KVM_GUEST_TIMER_FREQ * 1000000;
	return;
#endif

	local_irq_save(flags);

	if (gic_present)
		gic_start_count();

	/*
         * Read counters exactly on rising edge of update flag.
         * This helps get an accurate reading under virtualisation.
         */
	while (CMOS_READ(RTC_REG_A) & RTC_UIP);
	while (!(CMOS_READ(RTC_REG_A) & RTC_UIP));
	start = read_c0_count();
	if (gic_present)
		gicstart = gic_read_count();

	/* Wait for falling edge before reading RTC. */
	while (CMOS_READ(RTC_REG_A) & RTC_UIP);
	secs1 = CMOS_READ(RTC_SECONDS);

	/* Read counters again exactly on rising edge of update flag. */
	while (!(CMOS_READ(RTC_REG_A) & RTC_UIP));
	count = read_c0_count();
	if (gic_present)
		giccount = gic_read_count();

	/* Wait for falling edge before reading RTC again. */
	while (CMOS_READ(RTC_REG_A) & RTC_UIP);
	secs2 = CMOS_READ(RTC_SECONDS);

	ctrl = CMOS_READ(RTC_CONTROL);

	local_irq_restore(flags);

	if (!(ctrl & RTC_DM_BINARY) || RTC_ALWAYS_BCD) {
		secs1 = bcd2bin(secs1);
		secs2 = bcd2bin(secs2);
	}
	secs = secs2 - secs1;
	if (secs < 1)
		secs += 60;

	count -= start;
	count /= secs;
	mips_hpt_frequency = count;

	if (gic_present) {
		giccount = div_u64(giccount - gicstart, secs);
		gic_frequency = giccount;
	}
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
James Hogan
111
43.02%
3
25.00%
Ralf Bächle
70
27.13%
2
16.67%
Steven J. Hill
42
16.28%
2
16.67%
Sanjay Lal
14
5.43%
1
8.33%
Andrew Morton
10
3.88%
1
8.33%
Andrew Bresticker
6
2.33%
1
8.33%
Linus Torvalds
4
1.55%
1
8.33%
Thomas Gleixner
1
0.39%
1
8.33%
Total
258
100.00%
12
100.00%



void read_persistent_clock(struct timespec *ts)
{
	ts->tv_sec = mc146818_get_cmos_time();
	ts->tv_nsec = 0;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Martin Schwidefsky
16
69.57%
1
20.00%
Ralf Bächle
4
17.39%
2
40.00%
Andrew Morton
2
8.70%
1
20.00%
Linus Torvalds
1
4.35%
1
20.00%
Total
23
100.00%
5
100.00%



int get_c0_fdc_int(void)
{
	/*
         * Some cores claim the FDC is routable through the GIC, but it doesn't
         * actually seem to be connected for those Malta bitstreams.
         */
	switch (current_cpu_type()) {
	case CPU_INTERAPTIV:
	case CPU_PROAPTIV:
		return -1;
	};

	if (cpu_has_veic)
		return -1;
	else if (gic_present)
		return gic_get_c0_fdc_int();
	else if (cp0_fdc_irq >= 0)
		return MIPS_CPU_IRQ_BASE + cp0_fdc_irq;
	else
		return -1;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
James Hogan
60
100.00%
2
100.00%
Total
60
100.00%
2
100.00%



int get_c0_perfcount_int(void)
{
	if (cpu_has_veic) {
		set_vi_handler(MSC01E_INT_PERFCTR, mips_perf_dispatch);
		mips_cpu_perf_irq = MSC01E_INT_BASE + MSC01E_INT_PERFCTR;
	} else if (gic_present) {
		mips_cpu_perf_irq = gic_get_c0_perfcount_int();
	} else if (cp0_perfcount_irq >= 0) {
		mips_cpu_perf_irq = MIPS_CPU_IRQ_BASE + cp0_perfcount_irq;
	} else {
		mips_cpu_perf_irq = -1;
	}

	return mips_cpu_perf_irq;
}
Contributors
Person
Tokens
Prop
Commits
CommitProp
Andrew Bresticker
23
35.94%
2
25.00%
Chris Dearman
21
32.81%
1
12.50%
Ralf Bächle
19
29.69%
4
50.00%
Linus Torvalds
1
1.56%
1
12.50%
Total
64
100.00%
8
100.00%


EXPORT_SYMBOL_GPL(get_c0_perfcount_int);



unsigned int get_c0_compare_int(void)
{
	if (cpu_has_veic) {
		set_vi_handler(MSC01E_INT_CPUCTR, mips_timer_dispatch);
		mips_cpu_timer_irq = MSC01E_INT_BASE + MSC01E_INT_CPUCTR;
	} else if (gic_present) {
		mips_cpu_timer_irq = gic_get_c0_compare_int();
	} else {
		mips_cpu_timer_irq = MIPS_CPU_IRQ_BASE + cp0_compare_irq;
	}

	return mips_cpu_timer_irq;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Ralf Bächle
31
60.78%
4
66.67%
Andrew Bresticker
10
19.61%
1
16.67%
Chris Dearman
10
19.61%
1
16.67%
Total
51
100.00%
6
100.00%



static void __init init_rtc(void)
{
	unsigned char freq, ctrl;

	/* Set 32KHz time base if not already set */
	freq = CMOS_READ(RTC_FREQ_SELECT);
	if ((freq & RTC_DIV_CTL) != RTC_REF_CLCK_32KHZ)
		CMOS_WRITE(RTC_REF_CLCK_32KHZ, RTC_FREQ_SELECT);

	/* Ensure SET bit is clear so RTC can run */
	ctrl = CMOS_READ(RTC_CONTROL);
	if (ctrl & RTC_SET)
		CMOS_WRITE(ctrl & ~RTC_SET, RTC_CONTROL);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
James Hogan
39
60.94%
1
50.00%
Paul Burton
25
39.06%
1
50.00%
Total
64
100.00%
2
100.00%



void __init plat_time_init(void)
{
	unsigned int prid = read_c0_prid() & (PRID_COMP_MASK | PRID_IMP_MASK);
	unsigned int freq;

	init_rtc();
	estimate_frequencies();

	freq = mips_hpt_frequency;
	if ((prid != (PRID_COMP_MIPS | PRID_IMP_20KC)) &&
	    (prid != (PRID_COMP_MIPS | PRID_IMP_25KF)))
		freq *= 2;
	freq = freqround(freq, 5000);
	printk("CPU frequency %d.%02d MHz\n", freq/1000000,
	       (freq%1000000)*100/1000000);

	mips_scroll_message();

#ifdef CONFIG_I8253
	/* Only Malta has a PIT. */
	setup_pit_timer();
#endif

#ifdef CONFIG_MIPS_GIC
	if (gic_present) {
		freq = freqround(gic_frequency, 5000);
		printk("GIC frequency %d.%02d MHz\n", freq/1000000,
		       (freq%1000000)*100/1000000);
#ifdef CONFIG_CLKSRC_MIPS_GIC
		gic_clocksource_init(gic_frequency);
#endif
	}
#endif
}
Contributors
Person
Tokens
Prop
Commits
CommitProp
Steven J. Hill
107
71.33%
2
20.00%
Ralf Bächle
28
18.67%
3
30.00%
Maciej W. Rozycki
5
3.33%
1
10.00%
Linus Torvalds
5
3.33%
1
10.00%
Paul Burton
3
2.00%
1
10.00%
Andrew Bresticker
2
1.33%
2
20.00%
Total
150
100.00%
10
100.00%

Overall Contributors
Person
Tokens
Prop
Commits
CommitProp
James Hogan
213
25.94%
6
15.38%
Ralf Bächle
205
24.97%
12
30.77%
Steven J. Hill
179
21.80%
2
5.13%
Andrew Bresticker
49
5.97%
7
17.95%
Chris Dearman
46
5.60%
1
2.56%
Linus Torvalds
37
4.51%
1
2.56%
Paul Burton
28
3.41%
1
2.56%
Martin Schwidefsky
16
1.95%
1
2.56%
Andrew Morton
16
1.95%
1
2.56%
Sanjay Lal
14
1.71%
1
2.56%
Maciej W. Rozycki
9
1.10%
2
5.13%
Felix Fietkau
5
0.61%
1
2.56%
Stephen Hemminger
2
0.24%
1
2.56%
David Howells
1
0.12%
1
2.56%
Thomas Gleixner
1
0.12%
1
2.56%
Total
821
100.00%
39
100.00%
Directory: arch/mips/mti-malta

Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.