cregit-Linux how code gets into the kernel

Release 4.11 arch/x86/kernel/process.c

Directory: arch/x86/kernel

#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt

#include <linux/errno.h>
#include <linux/kernel.h>
#include <linux/mm.h>
#include <linux/smp.h>
#include <linux/prctl.h>
#include <linux/slab.h>
#include <linux/sched.h>
#include <linux/sched/idle.h>
#include <linux/sched/debug.h>
#include <linux/sched/task.h>
#include <linux/sched/task_stack.h>
#include <linux/init.h>
#include <linux/export.h>
#include <linux/pm.h>
#include <linux/tick.h>
#include <linux/random.h>
#include <linux/user-return-notifier.h>
#include <linux/dmi.h>
#include <linux/utsname.h>
#include <linux/stackprotector.h>
#include <linux/tick.h>
#include <linux/cpuidle.h>
#include <trace/events/power.h>
#include <linux/hw_breakpoint.h>
#include <asm/cpu.h>
#include <asm/apic.h>
#include <asm/syscalls.h>
#include <linux/uaccess.h>
#include <asm/mwait.h>
#include <asm/fpu/internal.h>
#include <asm/debugreg.h>
#include <asm/nmi.h>
#include <asm/tlbflush.h>
#include <asm/mce.h>
#include <asm/vm86.h>
#include <asm/switch_to.h>
#include <asm/desc.h>

/*
 * per-CPU TSS segments. Threads are completely 'soft' on Linux,
 * no more per-task TSS's. The TSS size is kept cacheline-aligned
 * so they are allowed to end up in the .data..cacheline_aligned
 * section. Since TSS's are completely CPU-local, we want them
 * on exact cacheline boundaries, to eliminate cacheline ping-pong.
 */
__visible DEFINE_PER_CPU_SHARED_ALIGNED(struct tss_struct, cpu_tss) = {
	.x86_tss = {
		.sp0 = TOP_OF_INIT_STACK,
#ifdef CONFIG_X86_32
		.ss0 = __KERNEL_DS,
		.ss1 = __KERNEL_CS,
		.io_bitmap_base	= INVALID_IO_BITMAP_OFFSET,
#endif
	 },
#ifdef CONFIG_X86_32
	 /*
          * Note that the .io_bitmap member must be extra-big. This is because
          * the CPU will access an additional byte beyond the end of the IO
          * permission bitmap. The extra byte must be all 1 bits, and must
          * be within the limit.
          */
	.io_bitmap		= { [0 ... IO_BITMAP_LONGS] = ~0 },
#endif
#ifdef CONFIG_X86_32
	.SYSENTER_stack_canary	= STACK_END_MAGIC,
#endif
};

EXPORT_PER_CPU_SYMBOL(cpu_tss);

DEFINE_PER_CPU(bool, __tss_limit_invalid);

EXPORT_PER_CPU_SYMBOL_GPL(__tss_limit_invalid);

/*
 * this gets called so that we can store lazy state into memory and copy the
 * current task into the new thread.
 */

int arch_dup_task_struct(struct task_struct *dst, struct task_struct *src) { memcpy(dst, src, arch_task_struct_size); #ifdef CONFIG_VM86 dst->thread.vm86 = NULL; #endif return fpu__copy(&dst->thread.fpu, &src->thread.fpu); }

Contributors

PersonTokensPropCommitsCommitProp
Suresh B. Siddha3054.55%120.00%
Andrew Lutomirski1323.64%120.00%
Dave Hansen610.91%120.00%
Avi Kivity59.09%120.00%
Ingo Molnar11.82%120.00%
Total55100.00%5100.00%

/* * Free current thread data structures etc.. */
void exit_thread(struct task_struct *tsk) { struct thread_struct *t = &tsk->thread; unsigned long *bp = t->io_bitmap_ptr; struct fpu *fpu = &t->fpu; if (bp) { struct tss_struct *tss = &per_cpu(cpu_tss, get_cpu()); t->io_bitmap_ptr = NULL; clear_thread_flag(TIF_IO_BITMAP); /* * Careful, clear this in the TSS too: */ memset(tss->io_bitmap, 0xff, t->io_bitmap_max); t->io_bitmap_max = 0; put_cpu(); kfree(bp); } free_vm86(t); fpu__drop(fpu); }

Contributors

PersonTokensPropCommitsCommitProp
Jeremy Fitzhardinge6862.96%112.50%
Thomas Gleixner1513.89%112.50%
Ingo Molnar1211.11%225.00%
Brian Gerst54.63%112.50%
Jiri Slaby43.70%112.50%
Suresh B. Siddha32.78%112.50%
Andrew Lutomirski10.93%112.50%
Total108100.00%8100.00%


void flush_thread(void) { struct task_struct *tsk = current; flush_ptrace_hw_breakpoint(tsk); memset(tsk->thread.tls_array, 0, sizeof(tsk->thread.tls_array)); fpu__clear(&tsk->thread.fpu); }

Contributors

PersonTokensPropCommitsCommitProp
Jeremy Fitzhardinge3571.43%114.29%
Ingo Molnar612.24%228.57%
Bobby Powers48.16%114.29%
K.Prasad24.08%114.29%
Frédéric Weisbecker12.04%114.29%
Oleg Nesterov12.04%114.29%
Total49100.00%7100.00%


static void hard_disable_TSC(void) { cr4_set_bits(X86_CR4_TSD); }

Contributors

PersonTokensPropCommitsCommitProp
Jeremy Fitzhardinge1292.31%150.00%
Andrew Lutomirski17.69%150.00%
Total13100.00%2100.00%


void disable_TSC(void) { preempt_disable(); if (!test_and_set_thread_flag(TIF_NOTSC)) /* * Must flip the CPU state synchronously with * TIF_NOTSC in the current running context. */ hard_disable_TSC(); preempt_enable(); }

Contributors

PersonTokensPropCommitsCommitProp
Jeremy Fitzhardinge25100.00%1100.00%
Total25100.00%1100.00%


static void hard_enable_TSC(void) { cr4_clear_bits(X86_CR4_TSD); }

Contributors

PersonTokensPropCommitsCommitProp
Jeremy Fitzhardinge1292.31%150.00%
Andrew Lutomirski17.69%150.00%
Total13100.00%2100.00%


static void enable_TSC(void) { preempt_disable(); if (test_and_clear_thread_flag(TIF_NOTSC)) /* * Must flip the CPU state synchronously with * TIF_NOTSC in the current running context. */ hard_enable_TSC(); preempt_enable(); }

Contributors

PersonTokensPropCommitsCommitProp
Jeremy Fitzhardinge25100.00%1100.00%
Total25100.00%1100.00%


int get_tsc_mode(unsigned long adr) { unsigned int val; if (test_thread_flag(TIF_NOTSC)) val = PR_TSC_SIGSEGV; else val = PR_TSC_ENABLE; return put_user(val, (unsigned int __user *)adr); }

Contributors

PersonTokensPropCommitsCommitProp
Jeremy Fitzhardinge43100.00%1100.00%
Total43100.00%1100.00%


int set_tsc_mode(unsigned int val) { if (val == PR_TSC_SIGSEGV) disable_TSC(); else if (val == PR_TSC_ENABLE) enable_TSC(); else return -EINVAL; return 0; }

Contributors

PersonTokensPropCommitsCommitProp
Jeremy Fitzhardinge36100.00%1100.00%
Total36100.00%1100.00%


void __switch_to_xtra(struct task_struct *prev_p, struct task_struct *next_p, struct tss_struct *tss) { struct thread_struct *prev, *next; prev = &prev_p->thread; next = &next_p->thread; if (test_tsk_thread_flag(prev_p, TIF_BLOCKSTEP) ^ test_tsk_thread_flag(next_p, TIF_BLOCKSTEP)) { unsigned long debugctl = get_debugctlmsr(); debugctl &= ~DEBUGCTLMSR_BTF; if (test_tsk_thread_flag(next_p, TIF_BLOCKSTEP)) debugctl |= DEBUGCTLMSR_BTF; update_debugctlmsr(debugctl); } if (test_tsk_thread_flag(prev_p, TIF_NOTSC) ^ test_tsk_thread_flag(next_p, TIF_NOTSC)) { /* prev and next are different */ if (test_tsk_thread_flag(next_p, TIF_NOTSC)) hard_disable_TSC(); else hard_enable_TSC(); } if (test_tsk_thread_flag(next_p, TIF_IO_BITMAP)) { /* * Copy the relevant range of the IO bitmap. * Normally this is 128 bytes or less: */ memcpy(tss->io_bitmap, next->io_bitmap_ptr, max(prev->io_bitmap_max, next->io_bitmap_max)); /* * Make sure that the TSS limit is correct for the CPU * to notice the IO bitmap. */ refresh_tss_limit(); } else if (test_tsk_thread_flag(prev_p, TIF_IO_BITMAP)) { /* * Clear any possible leftover bits: */ memset(tss->io_bitmap, 0xff, prev->io_bitmap_max); } propagate_user_return_notify(prev_p, next_p); }

Contributors

PersonTokensPropCommitsCommitProp
Jeremy Fitzhardinge15780.10%120.00%
Peter Zijlstra2814.29%120.00%
Avi Kivity73.57%120.00%
Andrew Lutomirski42.04%240.00%
Total196100.00%5100.00%

/* * Idle related variables and functions */ unsigned long boot_option_idle_override = IDLE_NO_OVERRIDE; EXPORT_SYMBOL(boot_option_idle_override); static void (*x86_idle)(void); #ifndef CONFIG_SMP
static inline void play_dead(void) { BUG(); }

Contributors

PersonTokensPropCommitsCommitProp
Richard Weinberger12100.00%1100.00%
Total12100.00%1100.00%

#endif
void arch_cpu_idle_enter(void) { tsc_verify_tsc_adjust(false); local_touch_nmi(); }

Contributors

PersonTokensPropCommitsCommitProp
Thomas Gleixner1173.33%375.00%
Richard Weinberger426.67%125.00%
Total15100.00%4100.00%


void arch_cpu_idle_dead(void) { play_dead(); }

Contributors

PersonTokensPropCommitsCommitProp
Thomas Gleixner880.00%150.00%
Richard Weinberger220.00%150.00%
Total10100.00%2100.00%

/* * Called from the generic idle code. */
void arch_cpu_idle(void) { x86_idle(); }

Contributors

PersonTokensPropCommitsCommitProp
Thomas Gleixner660.00%133.33%
Richard Weinberger330.00%133.33%
Len Brown110.00%133.33%
Total10100.00%3100.00%

/* * We use this if we don't have any better idle routine.. */
void __cpuidle default_idle(void) { trace_cpu_idle_rcuidle(1, smp_processor_id()); safe_halt(); trace_cpu_idle_rcuidle(PWR_EVENT_EXIT, smp_processor_id()); }

Contributors

PersonTokensPropCommitsCommitProp
Thomas Renninger1451.85%240.00%
Thomas Gleixner1037.04%120.00%
Steven Rostedt27.41%120.00%
Chris Metcalf13.70%120.00%
Total27100.00%5100.00%

#ifdef CONFIG_APM_MODULE EXPORT_SYMBOL(default_idle); #endif #ifdef CONFIG_XEN
bool xen_set_default_idle(void) { bool ret = !!x86_idle; x86_idle = default_idle; return ret; }

Contributors

PersonTokensPropCommitsCommitProp
Konrad Rzeszutek Wilk1885.71%133.33%
Len Brown314.29%266.67%
Total21100.00%3100.00%

#endif
void stop_this_cpu(void *dummy) { local_irq_disable(); /* * Remove this CPU: */ set_cpu_online(smp_processor_id(), false); disable_local_APIC(); mcheck_cpu_clear(this_cpu_ptr(&cpu_info)); for (;;) halt(); }

Contributors

PersonTokensPropCommitsCommitProp
Ivan Vecera3073.17%133.33%
Ashok Raj921.95%133.33%
Rusty Russell24.88%133.33%
Total41100.00%3100.00%

/* * AMD Erratum 400 aware idle routine. We handle it the same way as C3 power * states (local apic timer and TSC stop). */
static void amd_e400_idle(void) { /* * We cannot use static_cpu_has_bug() here because X86_BUG_AMD_APIC_C1E * gets set after static_cpu_has() places have been converted via * alternatives. */ if (!boot_cpu_has_bug(X86_BUG_AMD_APIC_C1E)) { default_idle(); return; } tick_broadcast_enter(); default_idle(); /* * The switch back from broadcast mode needs to be called with * interrupts disabled. */ local_irq_disable(); tick_broadcast_exit(); local_irq_enable(); }

Contributors

PersonTokensPropCommitsCommitProp
Thomas Gleixner3282.05%360.00%
Borislav Petkov615.38%120.00%
Len Brown12.56%120.00%
Total39100.00%5100.00%

/* * Intel Core2 and older machines prefer MWAIT over HALT for C1. * We can't rely on cpuidle installing MWAIT, because it will not load * on systems that support only C1 -- so the boot default must be MWAIT. * * Some AMD machines are the opposite, they depend on using HALT. * * So for default C1, which is used during boot until cpuidle loads, * use MWAIT-C1 on Intel HW that has it, else use HALT. */
static int prefer_mwait_c1_over_halt(const struct cpuinfo_x86 *c) { if (c->x86_vendor != X86_VENDOR_INTEL) return 0; if (!cpu_has(c, X86_FEATURE_MWAIT) || static_cpu_has_bug(X86_BUG_MONITOR)) return 0; return 1; }

Contributors

PersonTokensPropCommitsCommitProp
Len Brown3988.64%150.00%
Peter Zijlstra511.36%150.00%
Total44100.00%2100.00%

/* * MONITOR/MWAIT with no hints, used for default C1 state. This invokes MWAIT * with interrupts enabled and no flags, which is backwards compatible with the * original MWAIT implementation. */
static __cpuidle void mwait_idle(void) { if (!current_set_polling_and_test()) { trace_cpu_idle_rcuidle(1, smp_processor_id()); if (this_cpu_has(X86_BUG_CLFLUSH_MONITOR)) { mb(); /* quirk */ clflush((void *)&current_thread_info()->flags); mb(); /* quirk */ } __monitor((void *)&current_thread_info()->flags, 0, 0); if (!need_resched()) __sti_mwait(0, 0); else local_irq_enable(); trace_cpu_idle_rcuidle(PWR_EVENT_EXIT, smp_processor_id()); } else { local_irq_enable(); } __current_clr_polling(); }

Contributors

PersonTokensPropCommitsCommitProp
Len Brown7368.87%120.00%
JiSheng Zhang1615.09%120.00%
Mike Galbraith1413.21%120.00%
Michael S. Tsirkin21.89%120.00%
Chris Metcalf10.94%120.00%
Total106100.00%5100.00%


void select_idle_routine(const struct cpuinfo_x86 *c) { #ifdef CONFIG_SMP if (boot_option_idle_override == IDLE_POLL && smp_num_siblings > 1) pr_warn_once("WARNING: polling idle and HT enabled, performance may degrade\n"); #endif if (x86_idle || boot_option_idle_override == IDLE_POLL) return; if (boot_cpu_has_bug(X86_BUG_AMD_E400)) { pr_info("using AMD E400 aware idle routine\n"); x86_idle = amd_e400_idle; } else if (prefer_mwait_c1_over_halt(c)) { pr_info("using mwait in idle threads\n"); x86_idle = mwait_idle; } else x86_idle = default_idle; }

Contributors

PersonTokensPropCommitsCommitProp
Peter Zijlstra2732.93%19.09%
Len Brown2429.27%327.27%
Thomas Gleixner1923.17%436.36%
Rusty Russell89.76%19.09%
Joe Perches33.66%19.09%
Ingo Molnar11.22%19.09%
Total82100.00%11100.00%


void amd_e400_c1e_apic_setup(void) { if (boot_cpu_has_bug(X86_BUG_AMD_APIC_C1E)) { pr_info("Switch to broadcast mode on CPU%d\n", smp_processor_id()); local_irq_disable(); tick_broadcast_force(); local_irq_enable(); } }

Contributors

PersonTokensPropCommitsCommitProp
Borislav Petkov2060.61%125.00%
Rusty Russell1236.36%250.00%
Peter Zijlstra13.03%125.00%
Total33100.00%4100.00%


void __init arch_post_acpi_subsys_init(void) { u32 lo, hi; if (!boot_cpu_has_bug(X86_BUG_AMD_E400)) return; /* * AMD E400 detection needs to happen after ACPI has been enabled. If * the machine is affected K8_INTP_C1E_ACTIVE_MASK bits are set in * MSR_K8_INT_PENDING_MSG. */ rdmsr(MSR_K8_INT_PENDING_MSG, lo, hi); if (!(lo & K8_INTP_C1E_ACTIVE_MASK)) return; boot_cpu_set_bug(X86_BUG_AMD_APIC_C1E); if (!boot_cpu_has(X86_FEATURE_NONSTOP_TSC)) mark_tsc_unstable("TSC halt in AMD C1E"); pr_info("System has AMD C1E enabled\n"); }

Contributors

PersonTokensPropCommitsCommitProp
Thomas Gleixner65100.00%1100.00%
Total65100.00%1100.00%


static int __init idle_setup(char *str) { if (!str) return -EINVAL; if (!strcmp(str, "poll")) { pr_info("using polling idle threads\n"); boot_option_idle_override = IDLE_POLL; cpu_idle_poll_ctrl(true); } else if (!strcmp(str, "halt")) { /* * When the boot option of idle=halt is added, halt is * forced to be used for CPU idle. In such case CPU C2/C3 * won't be used again. * To continue to load the CPU idle driver, don't touch * the boot_option_idle_override. */ x86_idle = default_idle; boot_option_idle_override = IDLE_HALT; } else if (!strcmp(str, "nomwait")) { /* * If the boot option of "idle=nomwait" is added, * it means that mwait will be disabled for CPU C2/C3 * states. In such case it won't touch the variable * of boot_option_idle_override. */ boot_option_idle_override = IDLE_NOMWAIT; } else return -1; return 0; }

Contributors

PersonTokensPropCommitsCommitProp
Peter Zijlstra4244.68%112.50%
Yakui Zhao2728.72%225.00%
Cyrill V. Gorcunov99.57%112.50%
Thomas Renninger88.51%112.50%
Thomas Gleixner55.32%112.50%
Joe Perches22.13%112.50%
Len Brown11.06%112.50%
Total94100.00%8100.00%

early_param("idle", idle_setup);
unsigned long arch_align_stack(unsigned long sp) { if (!(current->personality & ADDR_NO_RANDOMIZE) && randomize_va_space) sp -= get_random_int() % 8192; return sp & ~0xf; }

Contributors

PersonTokensPropCommitsCommitProp
Américo Wang36100.00%1100.00%
Total36100.00%1100.00%


unsigned long arch_randomize_brk(struct mm_struct *mm) { return randomize_page(mm->brk, 0x02000000); }

Contributors

PersonTokensPropCommitsCommitProp
Américo Wang1990.48%150.00%
Jason Cooper29.52%150.00%
Total21100.00%2100.00%

/* * Return saved PC of a blocked thread. * What is this good for? it will be always the scheduler or ret_from_fork. */
unsigned long thread_saved_pc(struct task_struct *tsk) { struct inactive_task_frame *frame = (struct inactive_task_frame *) READ_ONCE(tsk->thread.sp); return READ_ONCE_NOCHECK(frame->ret_addr); }

Contributors

PersonTokensPropCommitsCommitProp
Brian Gerst38100.00%1100.00%
Total38100.00%1100.00%

/* * Called from fs/proc with a reference on @p to find the function * which called into schedule(). This needs to be done carefully * because the task might wake up and we might look at a stack * changing under us. */
unsigned long get_wchan(struct task_struct *p) { unsigned long start, bottom, top, sp, fp, ip, ret = 0; int count = 0; if (!p || p == current || p->state == TASK_RUNNING) return 0; if (!try_get_task_stack(p)) return 0; start = (unsigned long)task_stack_page(p); if (!start) goto out; /* * Layout of the stack page: * * ----------- topmax = start + THREAD_SIZE - sizeof(unsigned long) * PADDING * ----------- top = topmax - TOP_OF_KERNEL_STACK_PADDING * stack * ----------- bottom = start * * The tasks stack pointer points at the location where the * framepointer is stored. The data on the stack is: * ... IP FP ... IP FP * * We need to read FP and IP, so we need to adjust the upper * bound by another unsigned long. */ top = start + THREAD_SIZE - TOP_OF_KERNEL_STACK_PADDING; top -= 2 * sizeof(unsigned long); bottom = start; sp = READ_ONCE(p->thread.sp); if (sp < bottom || sp > top) goto out; fp = READ_ONCE_NOCHECK(((struct inactive_task_frame *)sp)->bp); do { if (fp < bottom || fp > top) goto out; ip = READ_ONCE_NOCHECK(*(unsigned long *)(fp + sizeof(unsigned long))); if (!in_sched_functions(ip)) { ret = ip; goto out; } fp = READ_ONCE_NOCHECK(*(unsigned long *)fp); } while (count++ < 16 && p->state != TASK_RUNNING); out: put_task_stack(p); return ret; }

Contributors

PersonTokensPropCommitsCommitProp
Thomas Gleixner18678.81%120.00%
Andrew Lutomirski4117.37%240.00%
Brian Gerst62.54%120.00%
Andrey Ryabinin31.27%120.00%
Total236100.00%5100.00%


Overall Contributors

PersonTokensPropCommitsCommitProp
Jeremy Fitzhardinge42023.93%11.06%
Thomas Gleixner39322.39%1313.83%
Len Brown1538.72%44.26%
Andrew Lutomirski1438.15%1111.70%
Peter Zijlstra1156.55%33.19%
Américo Wang583.30%11.06%
Brian Gerst543.08%33.19%
Suresh B. Siddha512.91%33.19%
Richard Weinberger382.17%11.06%
Ingo Molnar331.88%1111.70%
Ivan Vecera311.77%11.06%
Borislav Petkov301.71%22.13%
Yakui Zhao291.65%22.13%
Thomas Renninger231.31%33.19%
Rusty Russell221.25%33.19%
Konrad Rzeszutek Wilk181.03%11.06%
JiSheng Zhang160.91%11.06%
Avi Kivity150.85%22.13%
Mike Galbraith140.80%11.06%
Joe Perches120.68%11.06%
Ashok Raj120.68%11.06%
Cyrill V. Gorcunov90.51%11.06%
Andy Isaacson60.34%11.06%
Andi Kleen60.34%11.06%
Dave Hansen60.34%11.06%
Linus Torvalds50.28%33.19%
Jaswinder Singh Rajput50.28%22.13%
Paul Gortmaker40.23%11.06%
Bobby Powers40.23%11.06%
Jiri Slaby40.23%11.06%
Frédéric Weisbecker40.23%11.06%
Arjan van de Ven30.17%22.13%
K.Prasad30.17%11.06%
Andrey Ryabinin30.17%11.06%
Chris Metcalf20.11%11.06%
Steven Rostedt20.11%11.06%
Michael S. Tsirkin20.11%11.06%
Jason Cooper20.11%11.06%
Andy Whitcroft20.11%11.06%
Oleg Nesterov10.06%11.06%
Marc Dionne10.06%11.06%
Huang Rui10.06%11.06%
Total1755100.00%94100.00%
Directory: arch/x86/kernel
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.
Created with cregit.