Release 4.11 drivers/clk/clk-gate.c

/*
 * Copyright (C) 2010-2011 Canonical Ltd <jeremy.kerr@canonical.com>
 * Copyright (C) 2011-2012 Mike Turquette, Linaro Ltd <mturquette@linaro.org>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * Gated clock implementation
 */

#include <linux/clk-provider.h>
#include <linux/module.h>
#include <linux/slab.h>
#include <linux/io.h>
#include <linux/err.h>
#include <linux/string.h>

/**
 * DOC: basic gatable clock which can gate and ungate it's ouput
 *
 * Traits of this clock:
 * prepare - clk_(un)prepare only ensures parent is (un)prepared
 * enable - clk_enable and clk_disable are functional & control gating
 * rate - inherits rate from parent.  No clk_set_rate support
 * parent - fixed parent.  No clk_set_parent support
 */

/*
 * It works on following logic:
 *
 * For enabling clock, enable = 1
 *      set2dis = 1     -> clear bit    -> set = 0
 *      set2dis = 0     -> set bit      -> set = 1
 *
 * For disabling clock, enable = 0
 *      set2dis = 1     -> set bit      -> set = 1
 *      set2dis = 0     -> clear bit    -> set = 0
 *
 * So, result is always: enable xor set2dis.
 */


static void clk_gate_endisable(struct clk_hw *hw, int enable)
{
	struct clk_gate *gate = to_clk_gate(hw);
	int set = gate->flags & CLK_GATE_SET_TO_DISABLE ? 1 : 0;
	unsigned long uninitialized_var(flags);
	u32 reg;

	set ^= enable;

	if (gate->lock)
		spin_lock_irqsave(gate->lock, flags);
	else
		__acquire(gate->lock);

	if (gate->flags & CLK_GATE_HIWORD_MASK) {
		reg = BIT(gate->bit_idx + 16);
		if (set)
			reg |= BIT(gate->bit_idx);
	} else {
		reg = clk_readl(gate->reg);

		if (set)
			reg |= BIT(gate->bit_idx);
		else
			reg &= ~BIT(gate->bit_idx);
	}

	clk_writel(reg, gate->reg);

	if (gate->lock)
		spin_unlock_irqrestore(gate->lock, flags);
	else
		__release(gate->lock);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Michael Turquette
78
44.32%
1
16.67%
Viresh Kumar
40
22.73%
1
16.67%
Haojian Zhuang
37
21.02%
1
16.67%
Stephen Boyd
16
9.09%
1
16.67%
Xiubo Li
3
1.70%
1
16.67%
Gerhard Sittig
2
1.14%
1
16.67%
Total
176
100.00%
6
100.00%



static int clk_gate_enable(struct clk_hw *hw)
{
	clk_gate_endisable(hw, 1);

	return 0;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Michael Turquette
18
85.71%
1
50.00%
Viresh Kumar
3
14.29%
1
50.00%
Total
21
100.00%
2
100.00%



static void clk_gate_disable(struct clk_hw *hw)
{
	clk_gate_endisable(hw, 0);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Michael Turquette
15
83.33%
1
50.00%
Viresh Kumar
3
16.67%
1
50.00%
Total
18
100.00%
2
100.00%



static int clk_gate_is_enabled(struct clk_hw *hw)
{
	u32 reg;
	struct clk_gate *gate = to_clk_gate(hw);

	reg = clk_readl(gate->reg);

	/* if a set bit disables this clk, flip it before masking */
	if (gate->flags & CLK_GATE_SET_TO_DISABLE)
		reg ^= BIT(gate->bit_idx);

	reg &= BIT(gate->bit_idx);

	return reg ? 1 : 0;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Michael Turquette
66
98.51%
1
50.00%
Gerhard Sittig
1
1.49%
1
50.00%
Total
67
100.00%
2
100.00%


const struct clk_ops clk_gate_ops = {
	.enable = clk_gate_enable,
	.disable = clk_gate_disable,
	.is_enabled = clk_gate_is_enabled,
};

EXPORT_SYMBOL_GPL(clk_gate_ops);

/**
 * clk_hw_register_gate - register a gate clock with the clock framework
 * @dev: device that is registering this clock
 * @name: name of this clock
 * @parent_name: name of this clock's parent
 * @flags: framework-specific flags for this clock
 * @reg: register address to control gating of this clock
 * @bit_idx: which bit in the register controls gating of this clock
 * @clk_gate_flags: gate-specific flags for this clock
 * @lock: shared register lock for this clock
 */


struct clk_hw *clk_hw_register_gate(struct device *dev, const char *name,
		const char *parent_name, unsigned long flags,
		void __iomem *reg, u8 bit_idx,
		u8 clk_gate_flags, spinlock_t *lock)
{
	struct clk_gate *gate;
	struct clk_hw *hw;
	struct clk_init_data init;
	int ret;

	if (clk_gate_flags & CLK_GATE_HIWORD_MASK) {
		if (bit_idx > 15) {
			pr_err("gate bit exceeds LOWORD field\n");
			return ERR_PTR(-EINVAL);
		}
	}

	/* allocate the gate */
	gate = kzalloc(sizeof(*gate), GFP_KERNEL);
	if (!gate)
		return ERR_PTR(-ENOMEM);

	init.name = name;
	init.ops = &clk_gate_ops;
	init.flags = flags | CLK_IS_BASIC;
	init.parent_names = parent_name ? &parent_name : NULL;
	init.num_parents = parent_name ? 1 : 0;

	/* struct clk_gate assignments */
	gate->reg = reg;
	gate->bit_idx = bit_idx;
	gate->flags = clk_gate_flags;
	gate->lock = lock;
	gate->hw.init = &init;

	hw = &gate->hw;
	ret = clk_hw_register(dev, hw);
	if (ret) {
		kfree(gate);
		hw = ERR_PTR(ret);
	}

	return hw;
}
Contributors
Person
Tokens
Prop
Commits
CommitProp
Michael Turquette
101
44.89%
2
25.00%
Saravana Kannan
53
23.56%
1
12.50%
Stephen Boyd
41
18.22%
2
25.00%
Haojian Zhuang
27
12.00%
1
12.50%
Rajendra Nayak
2
0.89%
1
12.50%
Sergei Shtylyov
1
0.44%
1
12.50%
Total
225
100.00%
8
100.00%


EXPORT_SYMBOL_GPL(clk_hw_register_gate);



struct clk *clk_register_gate(struct device *dev, const char *name,
		const char *parent_name, unsigned long flags,
		void __iomem *reg, u8 bit_idx,
		u8 clk_gate_flags, spinlock_t *lock)
{
	struct clk_hw *hw;

	hw = clk_hw_register_gate(dev, name, parent_name, flags, reg,
				  bit_idx, clk_gate_flags, lock);
	if (IS_ERR(hw))
		return ERR_CAST(hw);
	return hw->clk;
}
Contributors
Person
Tokens
Prop
Commits
CommitProp
Stephen Boyd
71
83.53%
1
33.33%
Michael Turquette
14
16.47%
2
66.67%
Total
85
100.00%
3
100.00%


EXPORT_SYMBOL_GPL(clk_register_gate);



void clk_unregister_gate(struct clk *clk)
{
	struct clk_gate *gate;
	struct clk_hw *hw;

	hw = __clk_get_hw(clk);
	if (!hw)
		return;

	gate = to_clk_gate(hw);

	clk_unregister(clk);
	kfree(gate);
}
Contributors
Person
Tokens
Prop
Commits
CommitProp
Krzysztof Kozlowski
50
100.00%
1
100.00%
Total
50
100.00%
1
100.00%


EXPORT_SYMBOL_GPL(clk_unregister_gate);



void clk_hw_unregister_gate(struct clk_hw *hw)
{
	struct clk_gate *gate;

	gate = to_clk_gate(hw);

	clk_hw_unregister(hw);
	kfree(gate);
}
Contributors
Person
Tokens
Prop
Commits
CommitProp
Stephen Boyd
32
100.00%
1
100.00%
Total
32
100.00%
1
100.00%


EXPORT_SYMBOL_GPL(clk_hw_unregister_gate);
Overall Contributors
Person
Tokens
Prop
Commits
CommitProp
Michael Turquette
343
46.16%
3
20.00%
Stephen Boyd
171
23.01%
3
20.00%
Haojian Zhuang
64
8.61%
1
6.67%
Krzysztof Kozlowski
55
7.40%
1
6.67%
Saravana Kannan
53
7.13%
1
6.67%
Viresh Kumar
47
6.33%
1
6.67%
Gerhard Sittig
3
0.40%
1
6.67%
Xiubo Li
3
0.40%
1
6.67%
Rajendra Nayak
2
0.27%
1
6.67%
Shawn Guo
1
0.13%
1
6.67%
Sergei Shtylyov
1
0.13%
1
6.67%
Total
743
100.00%
15
100.00%
Directory: drivers/clk

Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.