cregit-Linux how code gets into the kernel

Release 4.11 drivers/clk/imx/clk-pllv3.c

Directory: drivers/clk/imx
/*
 * Copyright 2012 Freescale Semiconductor, Inc.
 * Copyright 2012 Linaro Ltd.
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

#include <linux/clk-provider.h>
#include <linux/delay.h>
#include <linux/io.h>
#include <linux/slab.h>
#include <linux/jiffies.h>
#include <linux/err.h>
#include "clk.h"


#define PLL_NUM_OFFSET		0x10

#define PLL_DENOM_OFFSET	0x20


#define PLL_VF610_NUM_OFFSET	0x20

#define PLL_VF610_DENOM_OFFSET	0x30


#define BM_PLL_POWER		(0x1 << 12)

#define BM_PLL_LOCK		(0x1 << 31)

#define IMX7_ENET_PLL_POWER	(0x1 << 5)

/**
 * struct clk_pllv3 - IMX PLL clock version 3
 * @clk_hw:      clock source
 * @base:        base address of PLL registers
 * @power_bit:   pll power bit mask
 * @powerup_set: set power_bit to power up the PLL
 * @div_mask:    mask of divider bits
 * @div_shift:   shift of divider bits
 *
 * IMX PLL clock version 3, found on i.MX6 series.  Divider for pllv3
 * is actually a multiplier, and always sits at bit 0.
 */

struct clk_pllv3 {
	
struct clk_hw	hw;
	
void __iomem	*base;
	
u32		power_bit;
	
bool		powerup_set;
	
u32		div_mask;
	
u32		div_shift;
	
unsigned long	ref_clock;
};


#define to_clk_pllv3(_hw) container_of(_hw, struct clk_pllv3, hw)


static int clk_pllv3_wait_lock(struct clk_pllv3 *pll) { unsigned long timeout = jiffies + msecs_to_jiffies(10); u32 val = readl_relaxed(pll->base) & pll->power_bit; /* No need to wait for lock when pll is not powered up */ if ((pll->powerup_set && !val) || (!pll->powerup_set && val)) return 0; /* Wait for PLL to lock */ do { if (readl_relaxed(pll->base) & BM_PLL_LOCK) break; if (time_after(jiffies, timeout)) break; usleep_range(50, 500); } while (1); return readl_relaxed(pll->base) & BM_PLL_LOCK ? 0 : -ETIMEDOUT; }

Contributors

PersonTokensPropCommitsCommitProp
Shawn Guo9079.65%350.00%
Peter Chen2017.70%116.67%
Frank Li21.77%116.67%
Dong Aisheng10.88%116.67%
Total113100.00%6100.00%


static int clk_pllv3_prepare(struct clk_hw *hw) { struct clk_pllv3 *pll = to_clk_pllv3(hw); u32 val; val = readl_relaxed(pll->base); if (pll->powerup_set) val |= pll->power_bit; else val &= ~pll->power_bit; writel_relaxed(val, pll->base); return clk_pllv3_wait_lock(pll); }

Contributors

PersonTokensPropCommitsCommitProp
Shawn Guo6088.24%233.33%
Dong Aisheng68.82%233.33%
Peter Chen11.47%116.67%
Dmitry Voytik11.47%116.67%
Total68100.00%6100.00%


static void clk_pllv3_unprepare(struct clk_hw *hw) { struct clk_pllv3 *pll = to_clk_pllv3(hw); u32 val; val = readl_relaxed(pll->base); if (pll->powerup_set) val &= ~pll->power_bit; else val |= pll->power_bit; writel_relaxed(val, pll->base); }

Contributors

PersonTokensPropCommitsCommitProp
Shawn Guo5690.32%133.33%
Dong Aisheng69.68%266.67%
Total62100.00%3100.00%


static int clk_pllv3_is_prepared(struct clk_hw *hw) { struct clk_pllv3 *pll = to_clk_pllv3(hw); if (readl_relaxed(pll->base) & BM_PLL_LOCK) return 1; return 0; }

Contributors

PersonTokensPropCommitsCommitProp
Bai Ping38100.00%1100.00%
Total38100.00%1100.00%


static unsigned long clk_pllv3_recalc_rate(struct clk_hw *hw, unsigned long parent_rate) { struct clk_pllv3 *pll = to_clk_pllv3(hw); u32 div = (readl_relaxed(pll->base) >> pll->div_shift) & pll->div_mask; return (div == 1) ? parent_rate * 22 : parent_rate * 20; }

Contributors

PersonTokensPropCommitsCommitProp
Shawn Guo5590.16%150.00%
Stefan Agner69.84%150.00%
Total61100.00%2100.00%


static long clk_pllv3_round_rate(struct clk_hw *hw, unsigned long rate, unsigned long *prate) { unsigned long parent_rate = *prate; return (rate >= parent_rate * 22) ? parent_rate * 22 : parent_rate * 20; }

Contributors

PersonTokensPropCommitsCommitProp
Shawn Guo44100.00%1100.00%
Total44100.00%1100.00%


static int clk_pllv3_set_rate(struct clk_hw *hw, unsigned long rate, unsigned long parent_rate) { struct clk_pllv3 *pll = to_clk_pllv3(hw); u32 val, div; if (rate == parent_rate * 22) div = 1; else if (rate == parent_rate * 20) div = 0; else return -EINVAL; val = readl_relaxed(pll->base); val &= ~(pll->div_mask << pll->div_shift); val |= (div << pll->div_shift); writel_relaxed(val, pll->base); return clk_pllv3_wait_lock(pll); }

Contributors

PersonTokensPropCommitsCommitProp
Shawn Guo9989.19%266.67%
Stefan Agner1210.81%133.33%
Total111100.00%3100.00%

static const struct clk_ops clk_pllv3_ops = { .prepare = clk_pllv3_prepare, .unprepare = clk_pllv3_unprepare, .is_prepared = clk_pllv3_is_prepared, .recalc_rate = clk_pllv3_recalc_rate, .round_rate = clk_pllv3_round_rate, .set_rate = clk_pllv3_set_rate, };
static unsigned long clk_pllv3_sys_recalc_rate(struct clk_hw *hw, unsigned long parent_rate) { struct clk_pllv3 *pll = to_clk_pllv3(hw); u32 div = readl_relaxed(pll->base) & pll->div_mask; return parent_rate * div / 2; }

Contributors

PersonTokensPropCommitsCommitProp
Shawn Guo47100.00%1100.00%
Total47100.00%1100.00%


static long clk_pllv3_sys_round_rate(struct clk_hw *hw, unsigned long rate, unsigned long *prate) { unsigned long parent_rate = *prate; unsigned long min_rate = parent_rate * 54 / 2; unsigned long max_rate = parent_rate * 108 / 2; u32 div; if (rate > max_rate) rate = max_rate; else if (rate < min_rate) rate = min_rate; div = rate * 2 / parent_rate; return parent_rate * div / 2; }

Contributors

PersonTokensPropCommitsCommitProp
Shawn Guo86100.00%1100.00%
Total86100.00%1100.00%


static int clk_pllv3_sys_set_rate(struct clk_hw *hw, unsigned long rate, unsigned long parent_rate) { struct clk_pllv3 *pll = to_clk_pllv3(hw); unsigned long min_rate = parent_rate * 54 / 2; unsigned long max_rate = parent_rate * 108 / 2; u32 val, div; if (rate < min_rate || rate > max_rate) return -EINVAL; div = rate * 2 / parent_rate; val = readl_relaxed(pll->base); val &= ~pll->div_mask; val |= div; writel_relaxed(val, pll->base); return clk_pllv3_wait_lock(pll); }

Contributors

PersonTokensPropCommitsCommitProp
Shawn Guo111100.00%2100.00%
Total111100.00%2100.00%

static const struct clk_ops clk_pllv3_sys_ops = { .prepare = clk_pllv3_prepare, .unprepare = clk_pllv3_unprepare, .is_prepared = clk_pllv3_is_prepared, .recalc_rate = clk_pllv3_sys_recalc_rate, .round_rate = clk_pllv3_sys_round_rate, .set_rate = clk_pllv3_sys_set_rate, };
static unsigned long clk_pllv3_av_recalc_rate(struct clk_hw *hw, unsigned long parent_rate) { struct clk_pllv3 *pll = to_clk_pllv3(hw); u32 mfn = readl_relaxed(pll->base + PLL_NUM_OFFSET); u32 mfd = readl_relaxed(pll->base + PLL_DENOM_OFFSET); u32 div = readl_relaxed(pll->base) & pll->div_mask; u64 temp64 = (u64)parent_rate; temp64 *= mfn; do_div(temp64, mfd); return parent_rate * div + (unsigned long)temp64; }

Contributors

PersonTokensPropCommitsCommitProp
Shawn Guo7276.60%133.33%
Anson Huang2021.28%133.33%
Emil Lundmark22.13%133.33%
Total94100.00%3100.00%


static long clk_pllv3_av_round_rate(struct clk_hw *hw, unsigned long rate, unsigned long *prate) { unsigned long parent_rate = *prate; unsigned long min_rate = parent_rate * 27; unsigned long max_rate = parent_rate * 54; u32 div; u32 mfn, mfd = 1000000; u32 max_mfd = 0x3FFFFFFF; u64 temp64; if (rate > max_rate) rate = max_rate; else if (rate < min_rate) rate = min_rate; if (parent_rate <= max_mfd) mfd = parent_rate; div = rate / parent_rate; temp64 = (u64) (rate - div * parent_rate); temp64 *= mfd; do_div(temp64, parent_rate); mfn = temp64; temp64 = (u64)parent_rate; temp64 *= mfn; do_div(temp64, mfd); return parent_rate * div + (unsigned long)temp64; }

Contributors

PersonTokensPropCommitsCommitProp
Shawn Guo11674.84%125.00%
Emil Lundmark3824.52%250.00%
Anson Huang10.65%125.00%
Total155100.00%4100.00%


static int clk_pllv3_av_set_rate(struct clk_hw *hw, unsigned long rate, unsigned long parent_rate) { struct clk_pllv3 *pll = to_clk_pllv3(hw); unsigned long min_rate = parent_rate * 27; unsigned long max_rate = parent_rate * 54; u32 val, div; u32 mfn, mfd = 1000000; u32 max_mfd = 0x3FFFFFFF; u64 temp64; if (rate < min_rate || rate > max_rate) return -EINVAL; if (parent_rate <= max_mfd) mfd = parent_rate; div = rate / parent_rate; temp64 = (u64) (rate - div * parent_rate); temp64 *= mfd; do_div(temp64, parent_rate); mfn = temp64; val = readl_relaxed(pll->base); val &= ~pll->div_mask; val |= div; writel_relaxed(val, pll->base); writel_relaxed(mfn, pll->base + PLL_NUM_OFFSET); writel_relaxed(mfd, pll->base + PLL_DENOM_OFFSET); return clk_pllv3_wait_lock(pll); }

Contributors

PersonTokensPropCommitsCommitProp
Shawn Guo16491.11%250.00%
Emil Lundmark158.33%125.00%
Anson Huang10.56%125.00%
Total180100.00%4100.00%

static const struct clk_ops clk_pllv3_av_ops = { .prepare = clk_pllv3_prepare, .unprepare = clk_pllv3_unprepare, .is_prepared = clk_pllv3_is_prepared, .recalc_rate = clk_pllv3_av_recalc_rate, .round_rate = clk_pllv3_av_round_rate, .set_rate = clk_pllv3_av_set_rate, }; struct clk_pllv3_vf610_mf { u32 mfi; /* integer part, can be 20 or 22 */ u32 mfn; /* numerator, 30-bit value */ u32 mfd; /* denominator, 30-bit value, must be less than mfn */ };
static unsigned long clk_pllv3_vf610_mf_to_rate(unsigned long parent_rate, struct clk_pllv3_vf610_mf mf) { u64 temp64; temp64 = parent_rate; temp64 *= mf.mfn; do_div(temp64, mf.mfd); return (parent_rate * mf.mfi) + temp64; }

Contributors

PersonTokensPropCommitsCommitProp
Nikita Yushchenko48100.00%1100.00%
Total48100.00%1100.00%


static struct clk_pllv3_vf610_mf clk_pllv3_vf610_rate_to_mf( unsigned long parent_rate, unsigned long rate) { struct clk_pllv3_vf610_mf mf; u64 temp64; mf.mfi = (rate >= 22 * parent_rate) ? 22 : 20; mf.mfd = 0x3fffffff; /* use max supported value for best accuracy */ if (rate <= parent_rate * mf.mfi) mf.mfn = 0; else if (rate >= parent_rate * (mf.mfi + 1)) mf.mfn = mf.mfd - 1; else { /* rate = parent_rate * (mfi + mfn/mfd) */ temp64 = rate - parent_rate * mf.mfi; temp64 *= mf.mfd; do_div(temp64, parent_rate); mf.mfn = temp64; } return mf; }

Contributors

PersonTokensPropCommitsCommitProp
Nikita Yushchenko122100.00%1100.00%
Total122100.00%1100.00%


static unsigned long clk_pllv3_vf610_recalc_rate(struct clk_hw *hw, unsigned long parent_rate) { struct clk_pllv3 *pll = to_clk_pllv3(hw); struct clk_pllv3_vf610_mf mf; mf.mfn = readl_relaxed(pll->base + PLL_VF610_NUM_OFFSET); mf.mfd = readl_relaxed(pll->base + PLL_VF610_DENOM_OFFSET); mf.mfi = (readl_relaxed(pll->base) & pll->div_mask) ? 22 : 20; return clk_pllv3_vf610_mf_to_rate(parent_rate, mf); }

Contributors

PersonTokensPropCommitsCommitProp
Nikita Yushchenko85100.00%1100.00%
Total85100.00%1100.00%


static long clk_pllv3_vf610_round_rate(struct clk_hw *hw, unsigned long rate, unsigned long *prate) { struct clk_pllv3_vf610_mf mf = clk_pllv3_vf610_rate_to_mf(*prate, rate); return clk_pllv3_vf610_mf_to_rate(*prate, mf); }

Contributors

PersonTokensPropCommitsCommitProp
Nikita Yushchenko41100.00%1100.00%
Total41100.00%1100.00%


static int clk_pllv3_vf610_set_rate(struct clk_hw *hw, unsigned long rate, unsigned long parent_rate) { struct clk_pllv3 *pll = to_clk_pllv3(hw); struct clk_pllv3_vf610_mf mf = clk_pllv3_vf610_rate_to_mf(parent_rate, rate); u32 val; val = readl_relaxed(pll->base); if (mf.mfi == 20) val &= ~pll->div_mask; /* clear bit for mfi=20 */ else val |= pll->div_mask; /* set bit for mfi=22 */ writel_relaxed(val, pll->base); writel_relaxed(mf.mfn, pll->base + PLL_VF610_NUM_OFFSET); writel_relaxed(mf.mfd, pll->base + PLL_VF610_DENOM_OFFSET); return clk_pllv3_wait_lock(pll); }

Contributors

PersonTokensPropCommitsCommitProp
Nikita Yushchenko117100.00%1100.00%
Total117100.00%1100.00%

static const struct clk_ops clk_pllv3_vf610_ops = { .prepare = clk_pllv3_prepare, .unprepare = clk_pllv3_unprepare, .is_prepared = clk_pllv3_is_prepared, .recalc_rate = clk_pllv3_vf610_recalc_rate, .round_rate = clk_pllv3_vf610_round_rate, .set_rate = clk_pllv3_vf610_set_rate, };
static unsigned long clk_pllv3_enet_recalc_rate(struct clk_hw *hw, unsigned long parent_rate) { struct clk_pllv3 *pll = to_clk_pllv3(hw); return pll->ref_clock; }

Contributors

PersonTokensPropCommitsCommitProp
Shawn Guo1858.06%150.00%
Stefan Agner1341.94%150.00%
Total31100.00%2100.00%

static const struct clk_ops clk_pllv3_enet_ops = { .prepare = clk_pllv3_prepare, .unprepare = clk_pllv3_unprepare, .is_prepared = clk_pllv3_is_prepared, .recalc_rate = clk_pllv3_enet_recalc_rate, };
struct clk *imx_clk_pllv3(enum imx_pllv3_type type, const char *name, const char *parent_name, void __iomem *base, u32 div_mask) { struct clk_pllv3 *pll; const struct clk_ops *ops; struct clk *clk; struct clk_init_data init; pll = kzalloc(sizeof(*pll), GFP_KERNEL); if (!pll) return ERR_PTR(-ENOMEM); pll->power_bit = BM_PLL_POWER; switch (type) { case IMX_PLLV3_SYS: ops = &clk_pllv3_sys_ops; break; case IMX_PLLV3_SYS_VF610: ops = &clk_pllv3_vf610_ops; break; case IMX_PLLV3_USB_VF610: pll->div_shift = 1; case IMX_PLLV3_USB: ops = &clk_pllv3_ops; pll->powerup_set = true; break; case IMX_PLLV3_AV: ops = &clk_pllv3_av_ops; break; case IMX_PLLV3_ENET_IMX7: pll->power_bit = IMX7_ENET_PLL_POWER; pll->ref_clock = 1000000000; ops = &clk_pllv3_enet_ops; break; case IMX_PLLV3_ENET: pll->ref_clock = 500000000; ops = &clk_pllv3_enet_ops; break; default: ops = &clk_pllv3_ops; } pll->base = base; pll->div_mask = div_mask; init.name = name; init.ops = ops; init.flags = 0; init.parent_names = &parent_name; init.num_parents = 1; pll->hw.init = &init; clk = clk_register(NULL, &pll->hw); if (IS_ERR(clk)) kfree(pll); return clk; }

Contributors

PersonTokensPropCommitsCommitProp
Shawn Guo20780.23%116.67%
Stefan Agner2710.47%233.33%
Frank Li135.04%116.67%
Nikita Yushchenko93.49%116.67%
Dong Aisheng20.78%116.67%
Total258100.00%6100.00%


Overall Contributors

PersonTokensPropCommitsCommitProp
Shawn Guo141265.46%318.75%
Nikita Yushchenko48522.48%16.25%
Stefan Agner653.01%212.50%
Bai Ping582.69%16.25%
Emil Lundmark552.55%212.50%
Anson Huang221.02%212.50%
Peter Chen210.97%16.25%
Frank Li190.88%16.25%
Dong Aisheng190.88%212.50%
Dmitry Voytik10.05%16.25%
Total2157100.00%16100.00%
Directory: drivers/clk/imx
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.
Created with cregit.