Release 4.11 drivers/clk/tegra/clk-periph.c
/*
* Copyright (c) 2012, NVIDIA CORPORATION. All rights reserved.
*
* This program is free software; you can redistribute it and/or modify it
* under the terms and conditions of the GNU General Public License,
* version 2, as published by the Free Software Foundation.
*
* This program is distributed in the hope it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
* more details.
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/>.
*/
#include <linux/clk-provider.h>
#include <linux/export.h>
#include <linux/slab.h>
#include <linux/err.h>
#include "clk.h"
static u8 clk_periph_get_parent(struct clk_hw *hw)
{
struct tegra_clk_periph *periph = to_clk_periph(hw);
const struct clk_ops *mux_ops = periph->mux_ops;
struct clk_hw *mux_hw = &periph->mux.hw;
__clk_hw_set_clk(mux_hw, hw);
return mux_ops->get_parent(mux_hw);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Prashant Gaikwad | 54 | 93.10% | 1 | 50.00% |
Javier Martinez Canillas | 4 | 6.90% | 1 | 50.00% |
Total | 58 | 100.00% | 2 | 100.00% |
static int clk_periph_set_parent(struct clk_hw *hw, u8 index)
{
struct tegra_clk_periph *periph = to_clk_periph(hw);
const struct clk_ops *mux_ops = periph->mux_ops;
struct clk_hw *mux_hw = &periph->mux.hw;
__clk_hw_set_clk(mux_hw, hw);
return mux_ops->set_parent(mux_hw, index);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Prashant Gaikwad | 59 | 93.65% | 1 | 50.00% |
Javier Martinez Canillas | 4 | 6.35% | 1 | 50.00% |
Total | 63 | 100.00% | 2 | 100.00% |
static unsigned long clk_periph_recalc_rate(struct clk_hw *hw,
unsigned long parent_rate)
{
struct tegra_clk_periph *periph = to_clk_periph(hw);
const struct clk_ops *div_ops = periph->div_ops;
struct clk_hw *div_hw = &periph->divider.hw;
__clk_hw_set_clk(div_hw, hw);
return div_ops->recalc_rate(div_hw, parent_rate);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Prashant Gaikwad | 61 | 93.85% | 1 | 50.00% |
Javier Martinez Canillas | 4 | 6.15% | 1 | 50.00% |
Total | 65 | 100.00% | 2 | 100.00% |
static long clk_periph_round_rate(struct clk_hw *hw, unsigned long rate,
unsigned long *prate)
{
struct tegra_clk_periph *periph = to_clk_periph(hw);
const struct clk_ops *div_ops = periph->div_ops;
struct clk_hw *div_hw = &periph->divider.hw;
__clk_hw_set_clk(div_hw, hw);
return div_ops->round_rate(div_hw, rate, prate);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Prashant Gaikwad | 67 | 94.37% | 1 | 50.00% |
Javier Martinez Canillas | 4 | 5.63% | 1 | 50.00% |
Total | 71 | 100.00% | 2 | 100.00% |
static int clk_periph_set_rate(struct clk_hw *hw, unsigned long rate,
unsigned long parent_rate)
{
struct tegra_clk_periph *periph = to_clk_periph(hw);
const struct clk_ops *div_ops = periph->div_ops;
struct clk_hw *div_hw = &periph->divider.hw;
__clk_hw_set_clk(div_hw, hw);
return div_ops->set_rate(div_hw, rate, parent_rate);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Prashant Gaikwad | 66 | 94.29% | 1 | 50.00% |
Javier Martinez Canillas | 4 | 5.71% | 1 | 50.00% |
Total | 70 | 100.00% | 2 | 100.00% |
static int clk_periph_is_enabled(struct clk_hw *hw)
{
struct tegra_clk_periph *periph = to_clk_periph(hw);
const struct clk_ops *gate_ops = periph->gate_ops;
struct clk_hw *gate_hw = &periph->gate.hw;
__clk_hw_set_clk(gate_hw, hw);
return gate_ops->is_enabled(gate_hw);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Prashant Gaikwad | 54 | 93.10% | 1 | 50.00% |
Javier Martinez Canillas | 4 | 6.90% | 1 | 50.00% |
Total | 58 | 100.00% | 2 | 100.00% |
static int clk_periph_enable(struct clk_hw *hw)
{
struct tegra_clk_periph *periph = to_clk_periph(hw);
const struct clk_ops *gate_ops = periph->gate_ops;
struct clk_hw *gate_hw = &periph->gate.hw;
__clk_hw_set_clk(gate_hw, hw);
return gate_ops->enable(gate_hw);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Prashant Gaikwad | 54 | 93.10% | 1 | 50.00% |
Javier Martinez Canillas | 4 | 6.90% | 1 | 50.00% |
Total | 58 | 100.00% | 2 | 100.00% |
static void clk_periph_disable(struct clk_hw *hw)
{
struct tegra_clk_periph *periph = to_clk_periph(hw);
const struct clk_ops *gate_ops = periph->gate_ops;
struct clk_hw *gate_hw = &periph->gate.hw;
gate_ops->disable(gate_hw);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Prashant Gaikwad | 50 | 100.00% | 1 | 100.00% |
Total | 50 | 100.00% | 1 | 100.00% |
const struct clk_ops tegra_clk_periph_ops = {
.get_parent = clk_periph_get_parent,
.set_parent = clk_periph_set_parent,
.recalc_rate = clk_periph_recalc_rate,
.round_rate = clk_periph_round_rate,
.set_rate = clk_periph_set_rate,
.is_enabled = clk_periph_is_enabled,
.enable = clk_periph_enable,
.disable = clk_periph_disable,
};
static const struct clk_ops tegra_clk_periph_nodiv_ops = {
.get_parent = clk_periph_get_parent,
.set_parent = clk_periph_set_parent,
.is_enabled = clk_periph_is_enabled,
.enable = clk_periph_enable,
.disable = clk_periph_disable,
};
static const struct clk_ops tegra_clk_periph_no_gate_ops = {
.get_parent = clk_periph_get_parent,
.set_parent = clk_periph_set_parent,
.recalc_rate = clk_periph_recalc_rate,
.round_rate = clk_periph_round_rate,
.set_rate = clk_periph_set_rate,
};
static struct clk *_tegra_clk_register_periph(const char *name,
const char **parent_names, int num_parents,
struct tegra_clk_periph *periph,
void __iomem *clk_base, u32 offset,
unsigned long flags)
{
struct clk *clk;
struct clk_init_data init;
const struct tegra_clk_periph_regs *bank;
bool div = !(periph->gate.flags & TEGRA_PERIPH_NO_DIV);
if (periph->gate.flags & TEGRA_PERIPH_NO_DIV) {
flags |= CLK_SET_RATE_PARENT;
init.ops = &tegra_clk_periph_nodiv_ops;
} else if (periph->gate.flags & TEGRA_PERIPH_NO_GATE)
init.ops = &tegra_clk_periph_no_gate_ops;
else
init.ops = &tegra_clk_periph_ops;
init.name = name;
init.flags = flags;
init.parent_names = parent_names;
init.num_parents = num_parents;
bank = get_reg_bank(periph->gate.clk_num);
if (!bank)
return ERR_PTR(-EINVAL);
/* Data in .init is copied by clk_register(), so stack variable OK */
periph->hw.init = &init;
periph->magic = TEGRA_CLK_PERIPH_MAGIC;
periph->mux.reg = clk_base + offset;
periph->divider.reg = div ? (clk_base + offset) : NULL;
periph->gate.clk_base = clk_base;
periph->gate.regs = bank;
periph->gate.enable_refcnt = periph_clk_enb_refcnt;
clk = clk_register(NULL, &periph->hw);
if (IS_ERR(clk))
return clk;
periph->mux.hw.clk = clk;
periph->divider.hw.clk = div ? clk : NULL;
periph->gate.hw.clk = clk;
return clk;
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Prashant Gaikwad | 182 | 62.98% | 1 | 14.29% |
Peter 'p2' De Schrijver | 106 | 36.68% | 5 | 71.43% |
Thierry Reding | 1 | 0.35% | 1 | 14.29% |
Total | 289 | 100.00% | 7 | 100.00% |
struct clk *tegra_clk_register_periph(const char *name,
const char **parent_names, int num_parents,
struct tegra_clk_periph *periph, void __iomem *clk_base,
u32 offset, unsigned long flags)
{
return _tegra_clk_register_periph(name, parent_names, num_parents,
periph, clk_base, offset, flags);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Prashant Gaikwad | 51 | 91.07% | 1 | 50.00% |
Peter 'p2' De Schrijver | 5 | 8.93% | 1 | 50.00% |
Total | 56 | 100.00% | 2 | 100.00% |
struct clk *tegra_clk_register_periph_nodiv(const char *name,
const char **parent_names, int num_parents,
struct tegra_clk_periph *periph, void __iomem *clk_base,
u32 offset)
{
periph->gate.flags |= TEGRA_PERIPH_NO_DIV;
return _tegra_clk_register_periph(name, parent_names, num_parents,
periph, clk_base, offset, CLK_SET_RATE_PARENT);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Prashant Gaikwad | 51 | 85.00% | 1 | 33.33% |
Peter 'p2' De Schrijver | 9 | 15.00% | 2 | 66.67% |
Total | 60 | 100.00% | 3 | 100.00% |
Overall Contributors
Person | Tokens | Prop | Commits | CommitProp |
Prashant Gaikwad | 841 | 81.89% | 1 | 9.09% |
Peter 'p2' De Schrijver | 152 | 14.80% | 5 | 45.45% |
Javier Martinez Canillas | 28 | 2.73% | 1 | 9.09% |
Thierry Reding | 4 | 0.39% | 2 | 18.18% |
Sachin Kamat | 2 | 0.19% | 2 | 18.18% |
Total | 1027 | 100.00% | 11 | 100.00% |
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.