Release 4.11 drivers/clocksource/timer-imx-gpt.c

/*
 *  linux/arch/arm/plat-mxc/time.c
 *
 *  Copyright (C) 2000-2001 Deep Blue Solutions
 *  Copyright (C) 2002 Shane Nay (shane@minirl.com)
 *  Copyright (C) 2006-2007 Pavel Pisa (ppisa@pikron.com)
 *  Copyright (C) 2008 Juergen Beisert (kernel@pengutronix.de)
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston,
 * MA 02110-1301, USA.
 */

#include <linux/interrupt.h>
#include <linux/irq.h>
#include <linux/clockchips.h>
#include <linux/clk.h>
#include <linux/delay.h>
#include <linux/err.h>
#include <linux/sched_clock.h>
#include <linux/slab.h>
#include <linux/of.h>
#include <linux/of_address.h>
#include <linux/of_irq.h>
#include <soc/imx/timer.h>

/*
 * There are 4 versions of the timer hardware on Freescale MXC hardware.
 *  - MX1/MXL
 *  - MX21, MX27.
 *  - MX25, MX31, MX35, MX37, MX51, MX6Q(rev1.0)
 *  - MX6DL, MX6SX, MX6Q(rev1.1+)
 */

/* defines common for all i.MX */

#define MXC_TCTL		0x00

#define MXC_TCTL_TEN		(1 << 0) 
/* Enable module */

#define MXC_TPRER		0x04

/* MX1, MX21, MX27 */

#define MX1_2_TCTL_CLK_PCLK1	(1 << 1)

#define MX1_2_TCTL_IRQEN	(1 << 4)

#define MX1_2_TCTL_FRR		(1 << 8)

#define MX1_2_TCMP		0x08

#define MX1_2_TCN		0x10

#define MX1_2_TSTAT		0x14

/* MX21, MX27 */

#define MX2_TSTAT_CAPT		(1 << 1)

#define MX2_TSTAT_COMP		(1 << 0)

/* MX31, MX35, MX25, MX5, MX6 */

#define V2_TCTL_WAITEN		(1 << 3) 
/* Wait enable mode */

#define V2_TCTL_CLK_IPG		(1 << 6)

#define V2_TCTL_CLK_PER		(2 << 6)

#define V2_TCTL_CLK_OSC_DIV8	(5 << 6)

#define V2_TCTL_FRR		(1 << 9)

#define V2_TCTL_24MEN		(1 << 10)

#define V2_TPRER_PRE24M		12

#define V2_IR			0x0c

#define V2_TSTAT		0x08

#define V2_TSTAT_OF1		(1 << 0)

#define V2_TCN			0x24

#define V2_TCMP			0x10


#define V2_TIMER_RATE_OSC_DIV8	3000000


struct imx_timer {
	
enum imx_gpt_type type;
	
void __iomem *base;
	
int irq;
	
struct clk *clk_per;
	
struct clk *clk_ipg;
	
const struct imx_gpt_data *gpt;
	
struct clock_event_device ced;
	
struct irqaction act;
};


struct imx_gpt_data {
	
int reg_tstat;
	
int reg_tcn;
	
int reg_tcmp;
	
void (*gpt_setup_tctl)(struct imx_timer *imxtm);
	
void (*gpt_irq_enable)(struct imx_timer *imxtm);
	
void (*gpt_irq_disable)(struct imx_timer *imxtm);
	
void (*gpt_irq_acknowledge)(struct imx_timer *imxtm);
	
int (*set_next_event)(unsigned long evt,
			      struct clock_event_device *ced);
};



static inline struct imx_timer *to_imx_timer(struct clock_event_device *ced)
{
	return container_of(ced, struct imx_timer, ced);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Shawn Guo
25
100.00%
1
100.00%
Total
25
100.00%
1
100.00%



static void imx1_gpt_irq_disable(struct imx_timer *imxtm)
{
	unsigned int tmp;

	tmp = readl_relaxed(imxtm->base + MXC_TCTL);
	writel_relaxed(tmp & ~MX1_2_TCTL_IRQEN, imxtm->base + MXC_TCTL);
}
Contributors
Person
Tokens
Prop
Commits
CommitProp
Sascha Hauer
27
67.50%
1
25.00%
Shawn Guo
13
32.50%
3
75.00%
Total
40
100.00%
4
100.00%


#define imx21_gpt_irq_disable imx1_gpt_irq_disable



static void imx31_gpt_irq_disable(struct imx_timer *imxtm)
{
	writel_relaxed(0, imxtm->base + V2_IR);
}
Contributors
Person
Tokens
Prop
Commits
CommitProp
Sascha Hauer
11
50.00%
1
20.00%
Shawn Guo
10
45.45%
3
60.00%
Amit Kucheria
1
4.55%
1
20.00%
Total
22
100.00%
5
100.00%


#define imx6dl_gpt_irq_disable imx31_gpt_irq_disable



static void imx1_gpt_irq_enable(struct imx_timer *imxtm)
{
	unsigned int tmp;

	tmp = readl_relaxed(imxtm->base + MXC_TCTL);
	writel_relaxed(tmp | MX1_2_TCTL_IRQEN, imxtm->base + MXC_TCTL);
}
Contributors
Person
Tokens
Prop
Commits
CommitProp
Shawn Guo
26
66.67%
3
75.00%
Sascha Hauer
13
33.33%
1
25.00%
Total
39
100.00%
4
100.00%


#define imx21_gpt_irq_enable imx1_gpt_irq_enable



static void imx31_gpt_irq_enable(struct imx_timer *imxtm)
{
	writel_relaxed(1<<0, imxtm->base + V2_IR);
}
Contributors
Person
Tokens
Prop
Commits
CommitProp
Shawn Guo
19
79.17%
2
66.67%
Sascha Hauer
5
20.83%
1
33.33%
Total
24
100.00%
3
100.00%


#define imx6dl_gpt_irq_enable imx31_gpt_irq_enable



static void imx1_gpt_irq_acknowledge(struct imx_timer *imxtm)
{
	writel_relaxed(0, imxtm->base + MX1_2_TSTAT);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Shawn Guo
14
63.64%
3
60.00%
Sascha Hauer
8
36.36%
2
40.00%
Total
22
100.00%
5
100.00%



static void imx21_gpt_irq_acknowledge(struct imx_timer *imxtm)
{
	writel_relaxed(MX2_TSTAT_CAPT | MX2_TSTAT_COMP,
				imxtm->base + MX1_2_TSTAT);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Shawn Guo
14
58.33%
3
60.00%
Sascha Hauer
10
41.67%
2
40.00%
Total
24
100.00%
5
100.00%



static void imx31_gpt_irq_acknowledge(struct imx_timer *imxtm)
{
	writel_relaxed(V2_TSTAT_OF1, imxtm->base + V2_TSTAT);
}
Contributors
Person
Tokens
Prop
Commits
CommitProp
Shawn Guo
14
63.64%
3
60.00%
Sascha Hauer
6
27.27%
1
20.00%
Wolfram Sang
2
9.09%
1
20.00%
Total
22
100.00%
5
100.00%


#define imx6dl_gpt_irq_acknowledge imx31_gpt_irq_acknowledge


static void __iomem *sched_clock_reg;



static u64 notrace mxc_read_sched_clock(void)
{
	return sched_clock_reg ? readl_relaxed(sched_clock_reg) : 0;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Jan Weitzel
9
47.37%
1
20.00%
Russell King
5
26.32%
1
20.00%
Marc Zyngier
3
15.79%
1
20.00%
Shawn Guo
1
5.26%
1
20.00%
Stephen Boyd
1
5.26%
1
20.00%
Total
19
100.00%
5
100.00%


static struct delay_timer imx_delay_timer;



static unsigned long imx_read_current_timer(void)
{
	return readl_relaxed(sched_clock_reg);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Sebastian Andrzej Siewior
14
93.33%
1
50.00%
Shawn Guo
1
6.67%
1
50.00%
Total
15
100.00%
2
100.00%



static int __init mxc_clocksource_init(struct imx_timer *imxtm)
{
	unsigned int c = clk_get_rate(imxtm->clk_per);
	void __iomem *reg = imxtm->base + imxtm->gpt->reg_tcn;

	imx_delay_timer.read_current_timer = &imx_read_current_timer;
	imx_delay_timer.freq = c;
	register_current_timer_delay(&imx_delay_timer);

	sched_clock_reg = reg;

	sched_clock_register(mxc_read_sched_clock, 32, c);
	return clocksource_mmio_init(reg, "mxc_timer1", c, 200, 32,
			clocksource_mmio_readl_up);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Russell King
22
25.58%
2
16.67%
Sebastian Andrzej Siewior
19
22.09%
1
8.33%
Juergen Beisert
16
18.60%
1
8.33%
Shawn Guo
13
15.12%
2
16.67%
Jan Weitzel
9
10.47%
2
16.67%
Holger Schurig
3
3.49%
1
8.33%
Sascha Hauer
2
2.33%
1
8.33%
Stephen Boyd
1
1.16%
1
8.33%
Marc Zyngier
1
1.16%
1
8.33%
Total
86
100.00%
12
100.00%

/* clock event */



static int mx1_2_set_next_event(unsigned long evt,
			      struct clock_event_device *ced)
{
	struct imx_timer *imxtm = to_imx_timer(ced);
	unsigned long tcmp;

	tcmp = readl_relaxed(imxtm->base + MX1_2_TCN) + evt;

	writel_relaxed(tcmp, imxtm->base + MX1_2_TCMP);

	return (int)(tcmp - readl_relaxed(imxtm->base + MX1_2_TCN)) < 0 ?
				-ETIME : 0;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Sascha Hauer
54
70.13%
1
33.33%
Shawn Guo
23
29.87%
2
66.67%
Total
77
100.00%
3
100.00%



static int v2_set_next_event(unsigned long evt,
			      struct clock_event_device *ced)
{
	struct imx_timer *imxtm = to_imx_timer(ced);
	unsigned long tcmp;

	tcmp = readl_relaxed(imxtm->base + V2_TCN) + evt;

	writel_relaxed(tcmp, imxtm->base + V2_TCMP);

	return evt < 0x7fffffff &&
		(int)(tcmp - readl_relaxed(imxtm->base + V2_TCN)) < 0 ?
				-ETIME : 0;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Juergen Beisert
46
56.79%
1
20.00%
Shawn Guo
31
38.27%
3
60.00%
Amit Kucheria
4
4.94%
1
20.00%
Total
81
100.00%
5
100.00%



static int mxc_shutdown(struct clock_event_device *ced)
{
	struct imx_timer *imxtm = to_imx_timer(ced);
	unsigned long flags;
	u32 tcn;

	/*
         * The timer interrupt generation is disabled at least
         * for enough time to call mxc_set_next_event()
         */
	local_irq_save(flags);

	/* Disable interrupt in GPT module */
	imxtm->gpt->gpt_irq_disable(imxtm);

	tcn = readl_relaxed(imxtm->base + imxtm->gpt->reg_tcn);
	/* Set event time into far-far future */
	writel_relaxed(tcn - 3, imxtm->base + imxtm->gpt->reg_tcmp);

	/* Clear pending interrupt */
	imxtm->gpt->gpt_irq_acknowledge(imxtm);

#ifdef DEBUG
	printk(KERN_INFO "%s: changing mode\n", __func__);
#endif /* DEBUG */

	local_irq_restore(flags);

	return 0;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Viresh Kumar
102
93.58%
1
50.00%
Juergen Beisert
7
6.42%
1
50.00%
Total
109
100.00%
2
100.00%



static int mxc_set_oneshot(struct clock_event_device *ced)
{
	struct imx_timer *imxtm = to_imx_timer(ced);
	unsigned long flags;

	/*
         * The timer interrupt generation is disabled at least
         * for enough time to call mxc_set_next_event()
         */
	local_irq_save(flags);

	/* Disable interrupt in GPT module */
	imxtm->gpt->gpt_irq_disable(imxtm);

	if (!clockevent_state_oneshot(ced)) {
		u32 tcn = readl_relaxed(imxtm->base + imxtm->gpt->reg_tcn);
		/* Set event time into far-far future */
		writel_relaxed(tcn - 3, imxtm->base + imxtm->gpt->reg_tcmp);

		/* Clear pending interrupt */
		imxtm->gpt->gpt_irq_acknowledge(imxtm);
	}

#ifdef DEBUG
	printk(KERN_INFO "%s: changing mode\n", __func__);
#endif /* DEBUG */

	/*
         * Do not put overhead of interrupt enable/disable into
         * mxc_set_next_event(), the core has about 4 minutes
         * to call mxc_set_next_event() or shutdown clock after
         * mode switching
         */
	imxtm->gpt->gpt_irq_enable(imxtm);
	local_irq_restore(flags);

	return 0;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Juergen Beisert
56
44.09%
1
12.50%
Shawn Guo
56
44.09%
5
62.50%
Viresh Kumar
12
9.45%
1
12.50%
Sascha Hauer
3
2.36%
1
12.50%
Total
127
100.00%
8
100.00%

/*
 * IRQ handler for the timer
 */


static irqreturn_t mxc_timer_interrupt(int irq, void *dev_id)
{
	struct clock_event_device *ced = dev_id;
	struct imx_timer *imxtm = to_imx_timer(ced);
	uint32_t tstat;

	tstat = readl_relaxed(imxtm->base + imxtm->gpt->reg_tstat);

	imxtm->gpt->gpt_irq_acknowledge(imxtm);

	ced->event_handler(ced);

	return IRQ_HANDLED;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Juergen Beisert
37
55.22%
1
16.67%
Shawn Guo
30
44.78%
5
83.33%
Total
67
100.00%
6
100.00%



static int __init mxc_clockevent_init(struct imx_timer *imxtm)
{
	struct clock_event_device *ced = &imxtm->ced;
	struct irqaction *act = &imxtm->act;

	ced->name = "mxc_timer1";
	ced->features = CLOCK_EVT_FEAT_ONESHOT | CLOCK_EVT_FEAT_DYNIRQ;
	ced->set_state_shutdown = mxc_shutdown;
	ced->set_state_oneshot = mxc_set_oneshot;
	ced->tick_resume = mxc_shutdown;
	ced->set_next_event = imxtm->gpt->set_next_event;
	ced->rating = 200;
	ced->cpumask = cpumask_of(0);
	ced->irq = imxtm->irq;
	clockevents_config_and_register(ced, clk_get_rate(imxtm->clk_per),
					0xff, 0xfffffffe);

	act->name = "i.MX Timer Tick";
	act->flags = IRQF_TIMER | IRQF_IRQPOLL;
	act->handler = mxc_timer_interrupt;
	act->dev_id = ced;

	return setup_irq(imxtm->irq, act);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Shawn Guo
96
64.43%
4
44.44%
Juergen Beisert
25
16.78%
1
11.11%
Viresh Kumar
14
9.40%
1
11.11%
Lucas Stach
10
6.71%
1
11.11%
Sascha Hauer
3
2.01%
1
11.11%
Rusty Russell
1
0.67%
1
11.11%
Total
149
100.00%
9
100.00%



static void imx1_gpt_setup_tctl(struct imx_timer *imxtm)
{
	u32 tctl_val;

	tctl_val = MX1_2_TCTL_FRR | MX1_2_TCTL_CLK_PCLK1 | MXC_TCTL_TEN;
	writel_relaxed(tctl_val, imxtm->base + MXC_TCTL);
}
Contributors
Person
Tokens
Prop
Commits
CommitProp
Shawn Guo
20
60.61%
2
40.00%
Sascha Hauer
7
21.21%
1
20.00%
Alexander Shiyan
4
12.12%
1
20.00%
Juergen Beisert
2
6.06%
1
20.00%
Total
33
100.00%
5
100.00%


#define imx21_gpt_setup_tctl imx1_gpt_setup_tctl



static void imx31_gpt_setup_tctl(struct imx_timer *imxtm)
{
	u32 tctl_val;

	tctl_val = V2_TCTL_FRR | V2_TCTL_WAITEN | MXC_TCTL_TEN;
	if (clk_get_rate(imxtm->clk_per) == V2_TIMER_RATE_OSC_DIV8)
		tctl_val |= V2_TCTL_CLK_OSC_DIV8;
	else
		tctl_val |= V2_TCTL_CLK_PER;

	writel_relaxed(tctl_val, imxtm->base + MXC_TCTL);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Shawn Guo
40
75.47%
3
60.00%
Juergen Beisert
7
13.21%
1
20.00%
Sascha Hauer
6
11.32%
1
20.00%
Total
53
100.00%
5
100.00%



static void imx6dl_gpt_setup_tctl(struct imx_timer *imxtm)
{
	u32 tctl_val;

	tctl_val = V2_TCTL_FRR | V2_TCTL_WAITEN | MXC_TCTL_TEN;
	if (clk_get_rate(imxtm->clk_per) == V2_TIMER_RATE_OSC_DIV8) {
		tctl_val |= V2_TCTL_CLK_OSC_DIV8;
		/* 24 / 8 = 3 MHz */
		writel_relaxed(7 << V2_TPRER_PRE24M, imxtm->base + MXC_TPRER);
		tctl_val |= V2_TCTL_24MEN;
	} else {
		tctl_val |= V2_TCTL_CLK_PER;
	}

	writel_relaxed(tctl_val, imxtm->base + MXC_TCTL);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Anson Huang
38
50.67%
1
16.67%
Shawn Guo
29
38.67%
3
50.00%
Sascha Hauer
6
8.00%
1
16.67%
Amit Kucheria
2
2.67%
1
16.67%
Total
75
100.00%
6
100.00%


static const struct imx_gpt_data imx1_gpt_data = {
	.reg_tstat = MX1_2_TSTAT,
	.reg_tcn = MX1_2_TCN,
	.reg_tcmp = MX1_2_TCMP,
	.gpt_irq_enable = imx1_gpt_irq_enable,
	.gpt_irq_disable = imx1_gpt_irq_disable,
	.gpt_irq_acknowledge = imx1_gpt_irq_acknowledge,
	.gpt_setup_tctl = imx1_gpt_setup_tctl,
	.set_next_event = mx1_2_set_next_event,
};


static const struct imx_gpt_data imx21_gpt_data = {
	.reg_tstat = MX1_2_TSTAT,
	.reg_tcn = MX1_2_TCN,
	.reg_tcmp = MX1_2_TCMP,
	.gpt_irq_enable = imx21_gpt_irq_enable,
	.gpt_irq_disable = imx21_gpt_irq_disable,
	.gpt_irq_acknowledge = imx21_gpt_irq_acknowledge,
	.gpt_setup_tctl = imx21_gpt_setup_tctl,
	.set_next_event = mx1_2_set_next_event,
};


static const struct imx_gpt_data imx31_gpt_data = {
	.reg_tstat = V2_TSTAT,
	.reg_tcn = V2_TCN,
	.reg_tcmp = V2_TCMP,
	.gpt_irq_enable = imx31_gpt_irq_enable,
	.gpt_irq_disable = imx31_gpt_irq_disable,
	.gpt_irq_acknowledge = imx31_gpt_irq_acknowledge,
	.gpt_setup_tctl = imx31_gpt_setup_tctl,
	.set_next_event = v2_set_next_event,
};


static const struct imx_gpt_data imx6dl_gpt_data = {
	.reg_tstat = V2_TSTAT,
	.reg_tcn = V2_TCN,
	.reg_tcmp = V2_TCMP,
	.gpt_irq_enable = imx6dl_gpt_irq_enable,
	.gpt_irq_disable = imx6dl_gpt_irq_disable,
	.gpt_irq_acknowledge = imx6dl_gpt_irq_acknowledge,
	.gpt_setup_tctl = imx6dl_gpt_setup_tctl,
	.set_next_event = v2_set_next_event,
};



static int __init _mxc_timer_init(struct imx_timer *imxtm)
{
	int ret;

	switch (imxtm->type) {
	case GPT_TYPE_IMX1:
		imxtm->gpt = &imx1_gpt_data;
		break;
	case GPT_TYPE_IMX21:
		imxtm->gpt = &imx21_gpt_data;
		break;
	case GPT_TYPE_IMX31:
		imxtm->gpt = &imx31_gpt_data;
		break;
	case GPT_TYPE_IMX6DL:
		imxtm->gpt = &imx6dl_gpt_data;
		break;
	default:
		return -EINVAL;
	}

	if (IS_ERR(imxtm->clk_per)) {
		pr_err("i.MX timer: unable to get clk\n");
		return PTR_ERR(imxtm->clk_per);
	}

	if (!IS_ERR(imxtm->clk_ipg))
		clk_prepare_enable(imxtm->clk_ipg);

	clk_prepare_enable(imxtm->clk_per);

	/*
         * Initialise to a known state (all timers off, and timing reset)
         */

	writel_relaxed(0, imxtm->base + MXC_TCTL);
	writel_relaxed(0, imxtm->base + MXC_TPRER); /* see datasheet note */

	imxtm->gpt->gpt_setup_tctl(imxtm);

	/* init and register the timer to the framework */
	ret = mxc_clocksource_init(imxtm);
	if (ret)
		return ret;

	return mxc_clockevent_init(imxtm);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Shawn Guo
130
74.71%
3
37.50%
Daniel Lezcano
27
15.52%
1
12.50%
Juergen Beisert
10
5.75%
1
12.50%
Sascha Hauer
6
3.45%
2
25.00%
Anson Huang
1
0.57%
1
12.50%
Total
174
100.00%
8
100.00%



void __init mxc_timer_init(unsigned long pbase, int irq, enum imx_gpt_type type)
{
	struct imx_timer *imxtm;

	imxtm = kzalloc(sizeof(*imxtm), GFP_KERNEL);
	BUG_ON(!imxtm);

	imxtm->clk_per = clk_get_sys("imx-gpt.0", "per");
	imxtm->clk_ipg = clk_get_sys("imx-gpt.0", "ipg");

	imxtm->base = ioremap(pbase, SZ_4K);
	BUG_ON(!imxtm->base);

	imxtm->type = type;
	imxtm->irq = irq;

	_mxc_timer_init(imxtm);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Shawn Guo
61
61.62%
3
50.00%
Alexander Shiyan
32
32.32%
2
33.33%
Guenter Roeck
6
6.06%
1
16.67%
Total
99
100.00%
6
100.00%



static int __init mxc_timer_init_dt(struct device_node *np,  enum imx_gpt_type type)
{
	struct imx_timer *imxtm;
	static int initialized;
	int ret;

	/* Support one instance only */
	if (initialized)
		return 0;

	imxtm = kzalloc(sizeof(*imxtm), GFP_KERNEL);
	if (!imxtm)
		return -ENOMEM;

	imxtm->base = of_iomap(np, 0);
	if (!imxtm->base)
		return -ENXIO;

	imxtm->irq = irq_of_parse_and_map(np, 0);
	if (imxtm->irq <= 0)
		return -EINVAL;

	imxtm->clk_ipg = of_clk_get_by_name(np, "ipg");

	/* Try osc_per first, and fall back to per otherwise */
	imxtm->clk_per = of_clk_get_by_name(np, "osc_per");
	if (IS_ERR(imxtm->clk_per))
		imxtm->clk_per = of_clk_get_by_name(np, "per");

	imxtm->type = type;

	ret = _mxc_timer_init(imxtm);
	if (ret)
		return ret;

	initialized = 1;

	return 0;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Shawn Guo
52
30.06%
2
28.57%
Daniel Lezcano
45
26.01%
1
14.29%
Gilles Chanteperdrix
33
19.08%
1
14.29%
Alexander Shiyan
23
13.29%
2
28.57%
Anson Huang
20
11.56%
1
14.29%
Total
173
100.00%
7
100.00%



static int __init imx1_timer_init_dt(struct device_node *np)
{
	return mxc_timer_init_dt(np, GPT_TYPE_IMX1);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Shawn Guo
17
85.00%
1
50.00%
Daniel Lezcano
3
15.00%
1
50.00%
Total
20
100.00%
2
100.00%



static int __init imx21_timer_init_dt(struct device_node *np)
{
	return mxc_timer_init_dt(np, GPT_TYPE_IMX21);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Shawn Guo
17
85.00%
1
50.00%
Daniel Lezcano
3
15.00%
1
50.00%
Total
20
100.00%
2
100.00%



static int __init imx31_timer_init_dt(struct device_node *np)
{
	enum imx_gpt_type type = GPT_TYPE_IMX31;

	/*
         * We were using the same compatible string for i.MX6Q/D and i.MX6DL/S
         * GPT device, while they actually have different programming model.
         * This is a workaround to keep the existing i.MX6DL/S DTBs continue
         * working with the new kernel.
         */
	if (of_machine_is_compatible("fsl,imx6dl"))
		type = GPT_TYPE_IMX6DL;

	return mxc_timer_init_dt(np, type);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Shawn Guo
35
92.11%
1
50.00%
Daniel Lezcano
3
7.89%
1
50.00%
Total
38
100.00%
2
100.00%



static int __init imx6dl_timer_init_dt(struct device_node *np)
{
	return mxc_timer_init_dt(np, GPT_TYPE_IMX6DL);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Shawn Guo
17
85.00%
1
50.00%
Daniel Lezcano
3
15.00%
1
50.00%
Total
20
100.00%
2
100.00%

CLOCKSOURCE_OF_DECLARE(imx1_timer, "fsl,imx1-gpt", imx1_timer_init_dt);
CLOCKSOURCE_OF_DECLARE(imx21_timer, "fsl,imx21-gpt", imx21_timer_init_dt);
CLOCKSOURCE_OF_DECLARE(imx27_timer, "fsl,imx27-gpt", imx21_timer_init_dt);
CLOCKSOURCE_OF_DECLARE(imx31_timer, "fsl,imx31-gpt", imx31_timer_init_dt);
CLOCKSOURCE_OF_DECLARE(imx25_timer, "fsl,imx25-gpt", imx31_timer_init_dt);
CLOCKSOURCE_OF_DECLARE(imx50_timer, "fsl,imx50-gpt", imx31_timer_init_dt);
CLOCKSOURCE_OF_DECLARE(imx51_timer, "fsl,imx51-gpt", imx31_timer_init_dt);
CLOCKSOURCE_OF_DECLARE(imx53_timer, "fsl,imx53-gpt", imx31_timer_init_dt);
CLOCKSOURCE_OF_DECLARE(imx6q_timer, "fsl,imx6q-gpt", imx31_timer_init_dt);
CLOCKSOURCE_OF_DECLARE(imx6dl_timer, "fsl,imx6dl-gpt", imx6dl_timer_init_dt);
CLOCKSOURCE_OF_DECLARE(imx6sl_timer, "fsl,imx6sl-gpt", imx6dl_timer_init_dt);
CLOCKSOURCE_OF_DECLARE(imx6sx_timer, "fsl,imx6sx-gpt", imx6dl_timer_init_dt);
Overall Contributors
Person
Tokens
Prop
Commits
CommitProp
Shawn Guo
1181
52.51%
13
30.23%
Sascha Hauer
244
10.85%
4
9.30%
Juergen Beisert
227
10.09%
1
2.33%
Viresh Kumar
128
5.69%
1
2.33%
Alexander Shiyan
107
4.76%
3
6.98%
Daniel Lezcano
96
4.27%
2
4.65%
Anson Huang
77
3.42%
1
2.33%
Gilles Chanteperdrix
42
1.87%
1
2.33%
Sebastian Andrzej Siewior
41
1.82%
1
2.33%
Russell King
31
1.38%
2
4.65%
Jan Weitzel
18
0.80%
2
4.65%
Amit Kucheria
15
0.67%
1
2.33%
Lucas Stach
10
0.44%
1
2.33%
Philippe Reynes
8
0.36%
1
2.33%
Guenter Roeck
6
0.27%
1
2.33%
Richard Zhao
4
0.18%
1
2.33%
Marc Zyngier
4
0.18%
1
2.33%
Stephen Boyd
3
0.13%
2
4.65%
Holger Schurig
3
0.13%
1
2.33%
Wolfram Sang
2
0.09%
1
2.33%
Rusty Russell
1
0.04%
1
2.33%
Shenwei Wang
1
0.04%
1
2.33%
Total
2249
100.00%
43
100.00%
Directory: drivers/clocksource

Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.