cregit-Linux how code gets into the kernel

Release 4.11 drivers/gpio/gpio-mpc8xxx.c

Directory: drivers/gpio
/*
 * GPIOs on MPC512x/8349/8572/8610/QorIQ and compatible
 *
 * Copyright (C) 2008 Peter Korsgaard <jacmet@sunsite.dk>
 * Copyright (C) 2016 Freescale Semiconductor Inc.
 *
 * This file is licensed under the terms of the GNU General Public License
 * version 2.  This program is licensed "as is" without any warranty of any
 * kind, whether express or implied.
 */

#include <linux/kernel.h>
#include <linux/init.h>
#include <linux/spinlock.h>
#include <linux/io.h>
#include <linux/of.h>
#include <linux/of_gpio.h>
#include <linux/of_address.h>
#include <linux/of_irq.h>
#include <linux/of_platform.h>
#include <linux/slab.h>
#include <linux/irq.h>
#include <linux/gpio/driver.h>


#define MPC8XXX_GPIO_PINS	32


#define GPIO_DIR		0x00

#define GPIO_ODR		0x04

#define GPIO_DAT		0x08

#define GPIO_IER		0x0c

#define GPIO_IMR		0x10

#define GPIO_ICR		0x14

#define GPIO_ICR2		0x18


struct mpc8xxx_gpio_chip {
	
struct gpio_chip	gc;
	
void __iomem *regs;
	
raw_spinlock_t lock;

	
int (*direction_output)(struct gpio_chip *chip,
				unsigned offset, int value);

	
struct irq_domain *irq;
	
unsigned int irqn;
};

/* Workaround GPIO 1 errata on MPC8572/MPC8536. The status of GPIOs
 * defined as output cannot be determined by reading GPDAT register,
 * so we use shadow data register instead. The status of input pins
 * is determined by reading GPDAT register.
 */

static int mpc8572_gpio_get(struct gpio_chip *gc, unsigned int gpio) { u32 val; struct mpc8xxx_gpio_chip *mpc8xxx_gc = gpiochip_get_data(gc); u32 out_mask, out_shadow; out_mask = gc->read_reg(mpc8xxx_gc->regs + GPIO_DIR); val = gc->read_reg(mpc8xxx_gc->regs + GPIO_DAT) & ~out_mask; out_shadow = gc->bgpio_data & out_mask; return !!((val | out_shadow) & gc->pin2mask(gc, gpio)); }

Contributors

PersonTokensPropCommitsCommitProp
Liu Gang4752.22%125.00%
Peter Korsgaard3943.33%125.00%
Linus Walleij22.22%125.00%
Axel Lin22.22%125.00%
Total90100.00%4100.00%


static int mpc5121_gpio_dir_out(struct gpio_chip *gc, unsigned int gpio, int val) { struct mpc8xxx_gpio_chip *mpc8xxx_gc = gpiochip_get_data(gc); /* GPIO 28..31 are input only on MPC5121 */ if (gpio >= 28) return -EINVAL; return mpc8xxx_gc->direction_output(gc, gpio, val); }

Contributors

PersonTokensPropCommitsCommitProp
Wolfram Sang3874.51%150.00%
Liu Gang1325.49%150.00%
Total51100.00%2100.00%


static int mpc5125_gpio_dir_out(struct gpio_chip *gc, unsigned int gpio, int val) { struct mpc8xxx_gpio_chip *mpc8xxx_gc = gpiochip_get_data(gc); /* GPIO 0..3 are input only on MPC5125 */ if (gpio <= 3) return -EINVAL; return mpc8xxx_gc->direction_output(gc, gpio, val); }

Contributors

PersonTokensPropCommitsCommitProp
Uwe Kleine-König3874.51%150.00%
Liu Gang1325.49%150.00%
Total51100.00%2100.00%


static int mpc8xxx_gpio_to_irq(struct gpio_chip *gc, unsigned offset) { struct mpc8xxx_gpio_chip *mpc8xxx_gc = gpiochip_get_data(gc); if (mpc8xxx_gc->irq && offset < MPC8XXX_GPIO_PINS) return irq_create_mapping(mpc8xxx_gc->irq, offset); else return -ENXIO; }

Contributors

PersonTokensPropCommitsCommitProp
Peter Korsgaard4795.92%266.67%
Linus Walleij24.08%133.33%
Total49100.00%3100.00%


static void mpc8xxx_gpio_irq_cascade(struct irq_desc *desc) { struct mpc8xxx_gpio_chip *mpc8xxx_gc = irq_desc_get_handler_data(desc); struct irq_chip *chip = irq_desc_get_chip(desc); struct gpio_chip *gc = &mpc8xxx_gc->gc; unsigned int mask; mask = gc->read_reg(mpc8xxx_gc->regs + GPIO_IER) & gc->read_reg(mpc8xxx_gc->regs + GPIO_IMR); if (mask) generic_handle_irq(irq_linear_revmap(mpc8xxx_gc->irq, 32 - ffs(mask))); if (chip->irq_eoi) chip->irq_eoi(&desc->irq_data); }

Contributors

PersonTokensPropCommitsCommitProp
Peter Korsgaard6258.49%228.57%
Felix Radensky1917.92%114.29%
Axel Lin1211.32%114.29%
Thomas Gleixner76.60%228.57%
Liu Gang65.66%114.29%
Total106100.00%7100.00%


static void mpc8xxx_irq_unmask(struct irq_data *d) { struct mpc8xxx_gpio_chip *mpc8xxx_gc = irq_data_get_irq_chip_data(d); struct gpio_chip *gc = &mpc8xxx_gc->gc; unsigned long flags; raw_spin_lock_irqsave(&mpc8xxx_gc->lock, flags); gc->write_reg(mpc8xxx_gc->regs + GPIO_IMR, gc->read_reg(mpc8xxx_gc->regs + GPIO_IMR) | gc->pin2mask(gc, irqd_to_hwirq(d))); raw_spin_unlock_irqrestore(&mpc8xxx_gc->lock, flags); }

Contributors

PersonTokensPropCommitsCommitProp
Peter Korsgaard5662.92%228.57%
Liu Gang2123.60%114.29%
Lennert Buytenhek77.87%114.29%
Alexander Stein22.25%114.29%
Axel Lin22.25%114.29%
Grant C. Likely11.12%114.29%
Total89100.00%7100.00%


static void mpc8xxx_irq_mask(struct irq_data *d) { struct mpc8xxx_gpio_chip *mpc8xxx_gc = irq_data_get_irq_chip_data(d); struct gpio_chip *gc = &mpc8xxx_gc->gc; unsigned long flags; raw_spin_lock_irqsave(&mpc8xxx_gc->lock, flags); gc->write_reg(mpc8xxx_gc->regs + GPIO_IMR, gc->read_reg(mpc8xxx_gc->regs + GPIO_IMR) & ~(gc->pin2mask(gc, irqd_to_hwirq(d)))); raw_spin_unlock_irqrestore(&mpc8xxx_gc->lock, flags); }

Contributors

PersonTokensPropCommitsCommitProp
Peter Korsgaard5660.87%228.57%
Liu Gang2426.09%114.29%
Lennert Buytenhek77.61%114.29%
Alexander Stein22.17%114.29%
Axel Lin22.17%114.29%
Grant C. Likely11.09%114.29%
Total92100.00%7100.00%


static void mpc8xxx_irq_ack(struct irq_data *d) { struct mpc8xxx_gpio_chip *mpc8xxx_gc = irq_data_get_irq_chip_data(d); struct gpio_chip *gc = &mpc8xxx_gc->gc; gc->write_reg(mpc8xxx_gc->regs + GPIO_IER, gc->pin2mask(gc, irqd_to_hwirq(d))); }

Contributors

PersonTokensPropCommitsCommitProp
Peter Korsgaard3462.96%120.00%
Liu Gang1120.37%120.00%
Lennert Buytenhek712.96%120.00%
Axel Lin11.85%120.00%
Grant C. Likely11.85%120.00%
Total54100.00%5100.00%


static int mpc8xxx_irq_set_type(struct irq_data *d, unsigned int flow_type) { struct mpc8xxx_gpio_chip *mpc8xxx_gc = irq_data_get_irq_chip_data(d); struct gpio_chip *gc = &mpc8xxx_gc->gc; unsigned long flags; switch (flow_type) { case IRQ_TYPE_EDGE_FALLING: raw_spin_lock_irqsave(&mpc8xxx_gc->lock, flags); gc->write_reg(mpc8xxx_gc->regs + GPIO_ICR, gc->read_reg(mpc8xxx_gc->regs + GPIO_ICR) | gc->pin2mask(gc, irqd_to_hwirq(d))); raw_spin_unlock_irqrestore(&mpc8xxx_gc->lock, flags); break; case IRQ_TYPE_EDGE_BOTH: raw_spin_lock_irqsave(&mpc8xxx_gc->lock, flags); gc->write_reg(mpc8xxx_gc->regs + GPIO_ICR, gc->read_reg(mpc8xxx_gc->regs + GPIO_ICR) & ~(gc->pin2mask(gc, irqd_to_hwirq(d)))); raw_spin_unlock_irqrestore(&mpc8xxx_gc->lock, flags); break; default: return -EINVAL; } return 0; }

Contributors

PersonTokensPropCommitsCommitProp
Peter Korsgaard11265.12%116.67%
Liu Gang4224.42%116.67%
Lennert Buytenhek84.65%116.67%
Alexander Stein42.33%116.67%
Axel Lin42.33%116.67%
Grant C. Likely21.16%116.67%
Total172100.00%6100.00%


static int mpc512x_irq_set_type(struct irq_data *d, unsigned int flow_type) { struct mpc8xxx_gpio_chip *mpc8xxx_gc = irq_data_get_irq_chip_data(d); struct gpio_chip *gc = &mpc8xxx_gc->gc; unsigned long gpio = irqd_to_hwirq(d); void __iomem *reg; unsigned int shift; unsigned long flags; if (gpio < 16) { reg = mpc8xxx_gc->regs + GPIO_ICR; shift = (15 - gpio) * 2; } else { reg = mpc8xxx_gc->regs + GPIO_ICR2; shift = (15 - (gpio % 16)) * 2; } switch (flow_type) { case IRQ_TYPE_EDGE_FALLING: case IRQ_TYPE_LEVEL_LOW: raw_spin_lock_irqsave(&mpc8xxx_gc->lock, flags); gc->write_reg(reg, (gc->read_reg(reg) & ~(3 << shift)) | (2 << shift)); raw_spin_unlock_irqrestore(&mpc8xxx_gc->lock, flags); break; case IRQ_TYPE_EDGE_RISING: case IRQ_TYPE_LEVEL_HIGH: raw_spin_lock_irqsave(&mpc8xxx_gc->lock, flags); gc->write_reg(reg, (gc->read_reg(reg) & ~(3 << shift)) | (1 << shift)); raw_spin_unlock_irqrestore(&mpc8xxx_gc->lock, flags); break; case IRQ_TYPE_EDGE_BOTH: raw_spin_lock_irqsave(&mpc8xxx_gc->lock, flags); gc->write_reg(reg, (gc->read_reg(reg) & ~(3 << shift))); raw_spin_unlock_irqrestore(&mpc8xxx_gc->lock, flags); break; default: return -EINVAL; } return 0; }

Contributors

PersonTokensPropCommitsCommitProp
Anatolij Gustschin20472.60%116.67%
Liu Gang4716.73%116.67%
Axel Lin165.69%116.67%
Lennert Buytenhek72.49%116.67%
Alexander Stein62.14%116.67%
Grant C. Likely10.36%116.67%
Total281100.00%6100.00%

static struct irq_chip mpc8xxx_irq_chip = { .name = "mpc8xxx-gpio", .irq_unmask = mpc8xxx_irq_unmask, .irq_mask = mpc8xxx_irq_mask, .irq_ack = mpc8xxx_irq_ack, /* this might get overwritten in mpc8xxx_probe() */ .irq_set_type = mpc8xxx_irq_set_type, };
static int mpc8xxx_gpio_irq_map(struct irq_domain *h, unsigned int irq, irq_hw_number_t hwirq) { irq_set_chip_data(irq, h->host_data); irq_set_chip_and_handler(irq, &mpc8xxx_irq_chip, handle_edge_irq); return 0; }

Contributors

PersonTokensPropCommitsCommitProp
Peter Korsgaard3280.00%120.00%
Linus Walleij410.00%120.00%
Thomas Gleixner25.00%120.00%
Liu Gang12.50%120.00%
Grant C. Likely12.50%120.00%
Total40100.00%5100.00%

static const struct irq_domain_ops mpc8xxx_gpio_irq_ops = { .map = mpc8xxx_gpio_irq_map, .xlate = irq_domain_xlate_twocell, }; struct mpc8xxx_gpio_devtype { int (*gpio_dir_out)(struct gpio_chip *, unsigned int, int); int (*gpio_get)(struct gpio_chip *, unsigned int); int (*irq_set_type)(struct irq_data *, unsigned int); }; static const struct mpc8xxx_gpio_devtype mpc512x_gpio_devtype = { .gpio_dir_out = mpc5121_gpio_dir_out, .irq_set_type = mpc512x_irq_set_type, }; static const struct mpc8xxx_gpio_devtype mpc5125_gpio_devtype = { .gpio_dir_out = mpc5125_gpio_dir_out, .irq_set_type = mpc512x_irq_set_type, }; static const struct mpc8xxx_gpio_devtype mpc8572_gpio_devtype = { .gpio_get = mpc8572_gpio_get, }; static const struct mpc8xxx_gpio_devtype mpc8xxx_gpio_devtype_default = { .irq_set_type = mpc8xxx_irq_set_type, }; static const struct of_device_id mpc8xxx_gpio_ids[] = { { .compatible = "fsl,mpc8349-gpio", }, { .compatible = "fsl,mpc8572-gpio", .data = &mpc8572_gpio_devtype, }, { .compatible = "fsl,mpc8610-gpio", }, { .compatible = "fsl,mpc5121-gpio", .data = &mpc512x_gpio_devtype, }, { .compatible = "fsl,mpc5125-gpio", .data = &mpc5125_gpio_devtype, }, { .compatible = "fsl,pq3-gpio", }, { .compatible = "fsl,qoriq-gpio", }, {} };
static int mpc8xxx_probe(struct platform_device *pdev) { struct device_node *np = pdev->dev.of_node; struct mpc8xxx_gpio_chip *mpc8xxx_gc; struct gpio_chip *gc; const struct mpc8xxx_gpio_devtype *devtype = of_device_get_match_data(&pdev->dev); int ret; mpc8xxx_gc = devm_kzalloc(&pdev->dev, sizeof(*mpc8xxx_gc), GFP_KERNEL); if (!mpc8xxx_gc) return -ENOMEM; platform_set_drvdata(pdev, mpc8xxx_gc); raw_spin_lock_init(&mpc8xxx_gc->lock); mpc8xxx_gc->regs = of_iomap(np, 0); if (!mpc8xxx_gc->regs) return -ENOMEM; gc = &mpc8xxx_gc->gc; if (of_property_read_bool(np, "little-endian")) { ret = bgpio_init(gc, &pdev->dev, 4, mpc8xxx_gc->regs + GPIO_DAT, NULL, NULL, mpc8xxx_gc->regs + GPIO_DIR, NULL, BGPIOF_BIG_ENDIAN); if (ret) goto err; dev_dbg(&pdev->dev, "GPIO registers are LITTLE endian\n"); } else { ret = bgpio_init(gc, &pdev->dev, 4, mpc8xxx_gc->regs + GPIO_DAT, NULL, NULL, mpc8xxx_gc->regs + GPIO_DIR, NULL, BGPIOF_BIG_ENDIAN | BGPIOF_BIG_ENDIAN_BYTE_ORDER); if (ret) goto err; dev_dbg(&pdev->dev, "GPIO registers are BIG endian\n"); } mpc8xxx_gc->direction_output = gc->direction_output; if (!devtype) devtype = &mpc8xxx_gpio_devtype_default; /* * It's assumed that only a single type of gpio controller is available * on the current machine, so overwriting global data is fine. */ mpc8xxx_irq_chip.irq_set_type = devtype->irq_set_type; if (devtype->gpio_dir_out) gc->direction_output = devtype->gpio_dir_out; if (devtype->gpio_get) gc->get = devtype->gpio_get; gc->to_irq = mpc8xxx_gpio_to_irq; ret = gpiochip_add_data(gc, mpc8xxx_gc); if (ret) { pr_err("%s: GPIO chip registration failed with status %d\n", np->full_name, ret); goto err; } mpc8xxx_gc->irqn = irq_of_parse_and_map(np, 0); if (!mpc8xxx_gc->irqn) return 0; mpc8xxx_gc->irq = irq_domain_add_linear(np, MPC8XXX_GPIO_PINS, &mpc8xxx_gpio_irq_ops, mpc8xxx_gc); if (!mpc8xxx_gc->irq) return 0; /* ack and mask all irqs */ gc->write_reg(mpc8xxx_gc->regs + GPIO_IER, 0xffffffff); gc->write_reg(mpc8xxx_gc->regs + GPIO_IMR, 0); irq_set_chained_handler_and_data(mpc8xxx_gc->irqn, mpc8xxx_gpio_irq_cascade, mpc8xxx_gc); return 0; err: iounmap(mpc8xxx_gc->regs); return ret; }

Contributors

PersonTokensPropCommitsCommitProp
Liu Gang17340.42%15.88%
Peter Korsgaard13431.31%211.76%
Ricardo Ribalda Delgado4911.45%211.76%
Uwe Kleine-König378.64%15.88%
Axel Lin204.67%317.65%
Thomas Gleixner30.70%15.88%
Anatolij Gustschin30.70%15.88%
Grant C. Likely20.47%15.88%
Linus Walleij20.47%15.88%
Rojhalat Ibrahim20.47%15.88%
Anton Vorontsov10.23%15.88%
Felix Radensky10.23%15.88%
Alexander Stein10.23%15.88%
Total428100.00%17100.00%


static int mpc8xxx_remove(struct platform_device *pdev) { struct mpc8xxx_gpio_chip *mpc8xxx_gc = platform_get_drvdata(pdev); if (mpc8xxx_gc->irq) { irq_set_chained_handler_and_data(mpc8xxx_gc->irqn, NULL, NULL); irq_domain_remove(mpc8xxx_gc->irq); } gpiochip_remove(&mpc8xxx_gc->gc); iounmap(mpc8xxx_gc->regs); return 0; }

Contributors

PersonTokensPropCommitsCommitProp
Ricardo Ribalda Delgado5584.62%133.33%
Liu Gang913.85%133.33%
Thomas Gleixner11.54%133.33%
Total65100.00%3100.00%

static struct platform_driver mpc8xxx_plat_driver = { .probe = mpc8xxx_probe, .remove = mpc8xxx_remove, .driver = { .name = "gpio-mpc8xxx", .of_match_table = mpc8xxx_gpio_ids, }, };
static int __init mpc8xxx_init(void) { return platform_driver_register(&mpc8xxx_plat_driver); }

Contributors

PersonTokensPropCommitsCommitProp
Peter Korsgaard1168.75%150.00%
Ricardo Ribalda Delgado531.25%150.00%
Total16100.00%2100.00%

arch_initcall(mpc8xxx_init);

Overall Contributors

PersonTokensPropCommitsCommitProp
Peter Korsgaard69034.94%25.88%
Liu Gang44922.73%25.88%
Anatolij Gustschin26013.16%25.88%
Uwe Kleine-König20910.58%38.82%
Ricardo Ribalda Delgado1447.29%25.88%
Axel Lin592.99%38.82%
Lennert Buytenhek402.03%12.94%
Wolfram Sang381.92%12.94%
Felix Radensky201.01%25.88%
Alexander Stein160.81%12.94%
Thomas Gleixner130.66%38.82%
Grant C. Likely110.56%411.76%
Linus Walleij100.51%25.88%
Kumar Gala70.35%12.94%
Tejun Heo30.15%12.94%
Rojhalat Ibrahim20.10%12.94%
Rob Herring20.10%12.94%
Krzysztof Kozlowski10.05%12.94%
Anton Vorontsov10.05%12.94%
Kevin Hao0.00%00.00%
Total1975100.00%34100.00%
Directory: drivers/gpio
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.
Created with cregit.