Release 4.11 drivers/gpu/drm/amd/include/amd_shared.h

/*
 * Copyright 2015 Advanced Micro Devices, Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 */

#ifndef __AMD_SHARED_H__

#define __AMD_SHARED_H__


#define AMD_MAX_USEC_TIMEOUT		200000  
/* 200 ms */

/*
 * Supported ASIC types
 */

enum amd_asic_type {
	
CHIP_TAHITI = 0,
	
CHIP_PITCAIRN,
	
CHIP_VERDE,
	
CHIP_OLAND,
	
CHIP_HAINAN,
	
CHIP_BONAIRE,
	
CHIP_KAVERI,
	
CHIP_KABINI,
	
CHIP_HAWAII,
	
CHIP_MULLINS,
	
CHIP_TOPAZ,
	
CHIP_TONGA,
	
CHIP_FIJI,
	
CHIP_CARRIZO,
	
CHIP_STONEY,
	
CHIP_POLARIS10,
	
CHIP_POLARIS11,
	
CHIP_POLARIS12,
	
CHIP_LAST,
};

/*
 * Chip flags
 */

enum amd_chip_flags {
	
AMD_ASIC_MASK = 0x0000ffffUL,
	
AMD_FLAGS_MASK  = 0xffff0000UL,
	
AMD_IS_MOBILITY = 0x00010000UL,
	
AMD_IS_APU      = 0x00020000UL,
	
AMD_IS_PX       = 0x00040000UL,
	
AMD_EXP_HW_SUPPORT = 0x00080000UL,
};


enum amd_ip_block_type {
	
AMD_IP_BLOCK_TYPE_COMMON,
	
AMD_IP_BLOCK_TYPE_GMC,
	
AMD_IP_BLOCK_TYPE_IH,
	
AMD_IP_BLOCK_TYPE_SMC,
	
AMD_IP_BLOCK_TYPE_DCE,
	
AMD_IP_BLOCK_TYPE_GFX,
	
AMD_IP_BLOCK_TYPE_SDMA,
	
AMD_IP_BLOCK_TYPE_UVD,
	
AMD_IP_BLOCK_TYPE_VCE,
	
AMD_IP_BLOCK_TYPE_ACP,
};


enum amd_clockgating_state {
	
AMD_CG_STATE_GATE = 0,
	
AMD_CG_STATE_UNGATE,
};


enum amd_dpm_forced_level {
	
AMD_DPM_FORCED_LEVEL_AUTO = 0x1,
	
AMD_DPM_FORCED_LEVEL_MANUAL = 0x2,
	
AMD_DPM_FORCED_LEVEL_LOW = 0x4,
	
AMD_DPM_FORCED_LEVEL_HIGH = 0x8,
	
AMD_DPM_FORCED_LEVEL_PROFILE_STANDARD = 0x10,
	
AMD_DPM_FORCED_LEVEL_PROFILE_MIN_SCLK = 0x20,
	
AMD_DPM_FORCED_LEVEL_PROFILE_MIN_MCLK = 0x40,
	
AMD_DPM_FORCED_LEVEL_PROFILE_PEAK = 0x80,
	
AMD_DPM_FORCED_LEVEL_PROFILE_EXIT = 0x100,
};


enum amd_powergating_state {
	
AMD_PG_STATE_GATE = 0,
	
AMD_PG_STATE_UNGATE,
};


struct amd_vce_state {
	/* vce clocks */
	
u32 evclk;
	
u32 ecclk;
	/* gpu clocks */
	
u32 sclk;
	
u32 mclk;
	
u8 clk_idx;
	
u8 pstate;
};



#define AMD_MAX_VCE_LEVELS 6


enum amd_vce_level {
	
AMD_VCE_LEVEL_AC_ALL = 0,     /* AC, All cases */
	
AMD_VCE_LEVEL_DC_EE = 1,      /* DC, entropy encoding */
	
AMD_VCE_LEVEL_DC_LL_LOW = 2,  /* DC, low latency queue, res <= 720 */
	
AMD_VCE_LEVEL_DC_LL_HIGH = 3, /* DC, low latency queue, 1080 >= res > 720 */
	
AMD_VCE_LEVEL_DC_GP_LOW = 4,  /* DC, general purpose queue, res <= 720 */
	
AMD_VCE_LEVEL_DC_GP_HIGH = 5, /* DC, general purpose queue, 1080 >= res > 720 */
};

/* CG flags */

#define AMD_CG_SUPPORT_GFX_MGCG			(1 << 0)

#define AMD_CG_SUPPORT_GFX_MGLS			(1 << 1)

#define AMD_CG_SUPPORT_GFX_CGCG			(1 << 2)

#define AMD_CG_SUPPORT_GFX_CGLS			(1 << 3)

#define AMD_CG_SUPPORT_GFX_CGTS			(1 << 4)

#define AMD_CG_SUPPORT_GFX_CGTS_LS		(1 << 5)

#define AMD_CG_SUPPORT_GFX_CP_LS		(1 << 6)

#define AMD_CG_SUPPORT_GFX_RLC_LS		(1 << 7)

#define AMD_CG_SUPPORT_MC_LS			(1 << 8)

#define AMD_CG_SUPPORT_MC_MGCG			(1 << 9)

#define AMD_CG_SUPPORT_SDMA_LS			(1 << 10)

#define AMD_CG_SUPPORT_SDMA_MGCG		(1 << 11)

#define AMD_CG_SUPPORT_BIF_LS			(1 << 12)

#define AMD_CG_SUPPORT_UVD_MGCG			(1 << 13)

#define AMD_CG_SUPPORT_VCE_MGCG			(1 << 14)

#define AMD_CG_SUPPORT_HDP_LS			(1 << 15)

#define AMD_CG_SUPPORT_HDP_MGCG			(1 << 16)

#define AMD_CG_SUPPORT_ROM_MGCG			(1 << 17)

#define AMD_CG_SUPPORT_DRM_LS			(1 << 18)

#define AMD_CG_SUPPORT_BIF_MGCG			(1 << 19)

#define AMD_CG_SUPPORT_GFX_3D_CGCG		(1 << 20)

#define AMD_CG_SUPPORT_GFX_3D_CGLS		(1 << 21)

/* PG flags */

#define AMD_PG_SUPPORT_GFX_PG			(1 << 0)

#define AMD_PG_SUPPORT_GFX_SMG			(1 << 1)

#define AMD_PG_SUPPORT_GFX_DMG			(1 << 2)

#define AMD_PG_SUPPORT_UVD			(1 << 3)

#define AMD_PG_SUPPORT_VCE			(1 << 4)

#define AMD_PG_SUPPORT_CP			(1 << 5)

#define AMD_PG_SUPPORT_GDS			(1 << 6)

#define AMD_PG_SUPPORT_RLC_SMU_HS		(1 << 7)

#define AMD_PG_SUPPORT_SDMA			(1 << 8)

#define AMD_PG_SUPPORT_ACP			(1 << 9)

#define AMD_PG_SUPPORT_SAMU			(1 << 10)

#define AMD_PG_SUPPORT_GFX_QUICK_MG		(1 << 11)

#define AMD_PG_SUPPORT_GFX_PIPELINE		(1 << 12)


enum amd_pm_state_type {
	/* not used for dpm */
	
POWER_STATE_TYPE_DEFAULT,
	
POWER_STATE_TYPE_POWERSAVE,
	/* user selectable states */
	
POWER_STATE_TYPE_BATTERY,
	
POWER_STATE_TYPE_BALANCED,
	
POWER_STATE_TYPE_PERFORMANCE,
	/* internal states */
	
POWER_STATE_TYPE_INTERNAL_UVD,
	
POWER_STATE_TYPE_INTERNAL_UVD_SD,
	
POWER_STATE_TYPE_INTERNAL_UVD_HD,
	
POWER_STATE_TYPE_INTERNAL_UVD_HD2,
	
POWER_STATE_TYPE_INTERNAL_UVD_MVC,
	
POWER_STATE_TYPE_INTERNAL_BOOT,
	
POWER_STATE_TYPE_INTERNAL_THERMAL,
	
POWER_STATE_TYPE_INTERNAL_ACPI,
	
POWER_STATE_TYPE_INTERNAL_ULV,
	
POWER_STATE_TYPE_INTERNAL_3DPERF,
};


struct amd_ip_funcs {
	/* Name of IP block */
	
char *name;
	/* sets up early driver state (pre sw_init), does not configure hw - Optional */
	
int (*early_init)(void *handle);
	/* sets up late driver/hw state (post hw_init) - Optional */
	
int (*late_init)(void *handle);
	/* sets up driver state, does not configure hw */
	
int (*sw_init)(void *handle);
	/* tears down driver state, does not configure hw */
	
int (*sw_fini)(void *handle);
	/* sets up the hw state */
	
int (*hw_init)(void *handle);
	/* tears down the hw state */
	
int (*hw_fini)(void *handle);
	
void (*late_fini)(void *handle);
	/* handles IP specific hw/sw changes for suspend */
	
int (*suspend)(void *handle);
	/* handles IP specific hw/sw changes for resume */
	
int (*resume)(void *handle);
	/* returns current IP block idle status */
	
bool (*is_idle)(void *handle);
	/* poll for idle */
	
int (*wait_for_idle)(void *handle);
	/* check soft reset the IP block */
	
bool (*check_soft_reset)(void *handle);
	/* pre soft reset the IP block */
	
int (*pre_soft_reset)(void *handle);
	/* soft reset the IP block */
	
int (*soft_reset)(void *handle);
	/* post soft reset the IP block */
	
int (*post_soft_reset)(void *handle);
	/* enable/disable cg for the IP block */
	
int (*set_clockgating_state)(void *handle,
				     enum amd_clockgating_state state);
	/* enable/disable pg for the IP block */
	
int (*set_powergating_state)(void *handle,
				     enum amd_powergating_state state);
	/* get current clockgating status */
	
void (*get_clockgating_state)(void *handle, u32 *flags);
};

#endif /* __AMD_SHARED_H__ */
Overall Contributors
Person
Tokens
Prop
Commits
CommitProp
yanyang1
221
33.84%
1
3.70%
Rex Zhu
159
24.35%
7
25.93%
Alex Deucher
129
19.75%
5
18.52%
Jammy Zhou
56
8.58%
2
7.41%
Chunming Zhou
35
5.36%
3
11.11%
Huang Rui
16
2.45%
1
3.70%
Ken Wang
11
1.68%
1
3.70%
Monk Liu
11
1.68%
1
3.70%
Tom St Denis
5
0.77%
1
3.70%
Samuel Li
2
0.31%
1
3.70%
Junwei (Martin) Zhang
2
0.31%
1
3.70%
David Zhang
2
0.31%
1
3.70%
Flora Cui
2
0.31%
1
3.70%
Maruthi Srinivas Bayyavarapu
2
0.31%
1
3.70%
Total
653
100.00%
27
100.00%
Directory: drivers/gpu/drm/amd/include

Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.