cregit-Linux how code gets into the kernel

Release 4.11 drivers/gpu/drm/hisilicon/kirin/kirin_drm_ade.c

/*
 * Hisilicon Hi6220 SoC ADE(Advanced Display Engine)'s crtc&plane driver
 *
 * Copyright (c) 2016 Linaro Limited.
 * Copyright (c) 2014-2016 Hisilicon Limited.
 *
 * Author:
 *      Xinliang Liu <z.liuxinliang@hisilicon.com>
 *      Xinliang Liu <xinliang.liu@linaro.org>
 *      Xinwei Kong <kong.kongxinwei@hisilicon.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 */

#include <linux/bitops.h>
#include <linux/clk.h>
#include <video/display_timing.h>
#include <linux/mfd/syscon.h>
#include <linux/regmap.h>
#include <linux/reset.h>

#include <drm/drmP.h>
#include <drm/drm_crtc.h>
#include <drm/drm_crtc_helper.h>
#include <drm/drm_atomic.h>
#include <drm/drm_atomic_helper.h>
#include <drm/drm_plane_helper.h>
#include <drm/drm_gem_cma_helper.h>
#include <drm/drm_fb_cma_helper.h>

#include "kirin_drm_drv.h"
#include "kirin_ade_reg.h"


#define PRIMARY_CH	ADE_CH1 
/* primary plane */

#define OUT_OVLY	ADE_OVLY2 
/* output overlay compositor */

#define ADE_DEBUG	1


#define to_ade_crtc(crtc) \
	container_of(crtc, struct ade_crtc, base)


#define to_ade_plane(plane) \
	container_of(plane, struct ade_plane, base)


struct ade_hw_ctx {
	
void __iomem  *base;
	
struct regmap *noc_regmap;
	
struct clk *ade_core_clk;
	
struct clk *media_noc_clk;
	
struct clk *ade_pix_clk;
	
struct reset_control *reset;
	
bool power_on;
	
int irq;
};


struct ade_crtc {
	
struct drm_crtc base;
	
struct ade_hw_ctx *ctx;
	
bool enable;
	
u32 out_format;
};


struct ade_plane {
	
struct drm_plane base;
	
void *ctx;
	
u8 ch; /* channel */
};


struct ade_data {
	
struct ade_crtc acrtc;
	
struct ade_plane aplane[ADE_CH_NUM];
	
struct ade_hw_ctx ctx;
};

/* ade-format info: */

struct ade_format {
	
u32 pixel_format;
	
enum ade_fb_format ade_format;
};


static const struct ade_format ade_formats[] = {
	/* 16bpp RGB: */
	{ DRM_FORMAT_RGB565, ADE_RGB_565 },
	{ DRM_FORMAT_BGR565, ADE_BGR_565 },
	/* 24bpp RGB: */
	{ DRM_FORMAT_RGB888, ADE_RGB_888 },
	{ DRM_FORMAT_BGR888, ADE_BGR_888 },
	/* 32bpp [A]RGB: */
	{ DRM_FORMAT_XRGB8888, ADE_XRGB_8888 },
	{ DRM_FORMAT_XBGR8888, ADE_XBGR_8888 },
	{ DRM_FORMAT_RGBA8888, ADE_RGBA_8888 },
	{ DRM_FORMAT_BGRA8888, ADE_BGRA_8888 },
	{ DRM_FORMAT_ARGB8888, ADE_ARGB_8888 },
	{ DRM_FORMAT_ABGR8888, ADE_ABGR_8888 },
};


static const u32 channel_formats1[] = {
	/* channel 1,2,3,4 */
	DRM_FORMAT_RGB565, DRM_FORMAT_BGR565, DRM_FORMAT_RGB888,
	DRM_FORMAT_BGR888, DRM_FORMAT_XRGB8888, DRM_FORMAT_XBGR8888,
	DRM_FORMAT_RGBA8888, DRM_FORMAT_BGRA8888, DRM_FORMAT_ARGB8888,
	DRM_FORMAT_ABGR8888
};


u32 ade_get_channel_formats(u8 ch, const u32 **formats) { switch (ch) { case ADE_CH1: *formats = channel_formats1; return ARRAY_SIZE(channel_formats1); default: DRM_ERROR("no this channel %d\n", ch); *formats = NULL; return 0; } }

Contributors

PersonTokensPropCommitsCommitProp
Xinliang Liu50100.00%1100.00%
Total50100.00%1100.00%

/* convert from fourcc format to ade format */
static u32 ade_get_format(u32 pixel_format) { int i; for (i = 0; i < ARRAY_SIZE(ade_formats); i++) if (ade_formats[i].pixel_format == pixel_format) return ade_formats[i].ade_format; /* not found */ DRM_ERROR("Not found pixel format!!fourcc_format= %d\n", pixel_format); return ADE_FORMAT_UNSUPPORT; }

Contributors

PersonTokensPropCommitsCommitProp
Xinliang Liu58100.00%1100.00%
Total58100.00%1100.00%


static void ade_update_reload_bit(void __iomem *base, u32 bit_num, u32 val) { u32 bit_ofst, reg_num; bit_ofst = bit_num % 32; reg_num = bit_num / 32; ade_update_bits(base + ADE_RELOAD_DIS(reg_num), bit_ofst, MASK(1), !!val); }

Contributors

PersonTokensPropCommitsCommitProp
Xinliang Liu55100.00%1100.00%
Total55100.00%1100.00%


static u32 ade_read_reload_bit(void __iomem *base, u32 bit_num) { u32 tmp, bit_ofst, reg_num; bit_ofst = bit_num % 32; reg_num = bit_num / 32; tmp = readl(base + ADE_RELOAD_DIS(reg_num)); return !!(BIT(bit_ofst) & tmp); }

Contributors

PersonTokensPropCommitsCommitProp
Xinliang Liu57100.00%1100.00%
Total57100.00%1100.00%


static void ade_init(struct ade_hw_ctx *ctx) { void __iomem *base = ctx->base; /* enable clk gate */ ade_update_bits(base + ADE_CTRL1, AUTO_CLK_GATE_EN_OFST, AUTO_CLK_GATE_EN, ADE_ENABLE); /* clear overlay */ writel(0, base + ADE_OVLY1_TRANS_CFG); writel(0, base + ADE_OVLY_CTL); writel(0, base + ADE_OVLYX_CTL(OUT_OVLY)); /* clear reset and reload regs */ writel(MASK(32), base + ADE_SOFT_RST_SEL(0)); writel(MASK(32), base + ADE_SOFT_RST_SEL(1)); writel(MASK(32), base + ADE_RELOAD_DIS(0)); writel(MASK(32), base + ADE_RELOAD_DIS(1)); /* * for video mode, all the ade registers should * become effective at frame end. */ ade_update_bits(base + ADE_CTRL, FRM_END_START_OFST, FRM_END_START_MASK, REG_EFFECTIVE_IN_ADEEN_FRMEND); }

Contributors

PersonTokensPropCommitsCommitProp
Xinliang Liu140100.00%2100.00%
Total140100.00%2100.00%


static void ade_set_pix_clk(struct ade_hw_ctx *ctx, struct drm_display_mode *mode, struct drm_display_mode *adj_mode) { u32 clk_Hz = mode->clock * 1000; int ret; /* * Success should be guaranteed in mode_valid call back, * so failure shouldn't happen here */ ret = clk_set_rate(ctx->ade_pix_clk, clk_Hz); if (ret) DRM_ERROR("failed to set pixel clk %dHz (%d)\n", clk_Hz, ret); adj_mode->clock = clk_get_rate(ctx->ade_pix_clk) / 1000; }

Contributors

PersonTokensPropCommitsCommitProp
Xinliang Liu71100.00%1100.00%
Total71100.00%1100.00%


static void ade_ldi_set_mode(struct ade_crtc *acrtc, struct drm_display_mode *mode, struct drm_display_mode *adj_mode) { struct ade_hw_ctx *ctx = acrtc->ctx; void __iomem *base = ctx->base; u32 width = mode->hdisplay; u32 height = mode->vdisplay; u32 hfp, hbp, hsw, vfp, vbp, vsw; u32 plr_flags; plr_flags = (mode->flags & DRM_MODE_FLAG_NVSYNC) ? FLAG_NVSYNC : 0; plr_flags |= (mode->flags & DRM_MODE_FLAG_NHSYNC) ? FLAG_NHSYNC : 0; hfp = mode->hsync_start - mode->hdisplay; hbp = mode->htotal - mode->hsync_end; hsw = mode->hsync_end - mode->hsync_start; vfp = mode->vsync_start - mode->vdisplay; vbp = mode->vtotal - mode->vsync_end; vsw = mode->vsync_end - mode->vsync_start; if (vsw > 15) { DRM_DEBUG_DRIVER("vsw exceeded 15\n"); vsw = 15; } writel((hbp << HBP_OFST) | hfp, base + LDI_HRZ_CTRL0); /* the configured value is actual value - 1 */ writel(hsw - 1, base + LDI_HRZ_CTRL1); writel((vbp << VBP_OFST) | vfp, base + LDI_VRT_CTRL0); /* the configured value is actual value - 1 */ writel(vsw - 1, base + LDI_VRT_CTRL1); /* the configured value is actual value - 1 */ writel(((height - 1) << VSIZE_OFST) | (width - 1), base + LDI_DSP_SIZE); writel(plr_flags, base + LDI_PLR_CTRL); /* set overlay compositor output size */ writel(((width - 1) << OUTPUT_XSIZE_OFST) | (height - 1), base + ADE_OVLY_OUTPUT_SIZE(OUT_OVLY)); /* ctran6 setting */ writel(CTRAN_BYPASS_ON, base + ADE_CTRAN_DIS(ADE_CTRAN6)); /* the configured value is actual value - 1 */ writel(width * height - 1, base + ADE_CTRAN_IMAGE_SIZE(ADE_CTRAN6)); ade_update_reload_bit(base, CTRAN_OFST + ADE_CTRAN6, 0); ade_set_pix_clk(ctx, mode, adj_mode); DRM_DEBUG_DRIVER("set mode: %dx%d\n", width, height); }

Contributors

PersonTokensPropCommitsCommitProp
Xinliang Liu347100.00%2100.00%
Total347100.00%2100.00%


static int ade_power_up(struct ade_hw_ctx *ctx) { int ret; ret = clk_prepare_enable(ctx->media_noc_clk); if (ret) { DRM_ERROR("failed to enable media_noc_clk (%d)\n", ret); return ret; } ret = reset_control_deassert(ctx->reset); if (ret) { DRM_ERROR("failed to deassert reset\n"); return ret; } ret = clk_prepare_enable(ctx->ade_core_clk); if (ret) { DRM_ERROR("failed to enable ade_core_clk (%d)\n", ret); return ret; } ade_init(ctx); ctx->power_on = true; return 0; }

Contributors

PersonTokensPropCommitsCommitProp
Xinliang Liu101100.00%1100.00%
Total101100.00%1100.00%


static void ade_power_down(struct ade_hw_ctx *ctx) { void __iomem *base = ctx->base; writel(ADE_DISABLE, base + LDI_CTRL); /* dsi pixel off */ writel(DSI_PCLK_OFF, base + LDI_HDMI_DSI_GT); clk_disable_unprepare(ctx->ade_core_clk); reset_control_assert(ctx->reset); clk_disable_unprepare(ctx->media_noc_clk); ctx->power_on = false; }

Contributors

PersonTokensPropCommitsCommitProp
Xinliang Liu66100.00%1100.00%
Total66100.00%1100.00%


static void ade_set_medianoc_qos(struct ade_crtc *acrtc) { struct ade_hw_ctx *ctx = acrtc->ctx; struct regmap *map = ctx->noc_regmap; regmap_update_bits(map, ADE0_QOSGENERATOR_MODE, QOSGENERATOR_MODE_MASK, BYPASS_MODE); regmap_update_bits(map, ADE0_QOSGENERATOR_EXTCONTROL, SOCKET_QOS_EN, SOCKET_QOS_EN); regmap_update_bits(map, ADE1_QOSGENERATOR_MODE, QOSGENERATOR_MODE_MASK, BYPASS_MODE); regmap_update_bits(map, ADE1_QOSGENERATOR_EXTCONTROL, SOCKET_QOS_EN, SOCKET_QOS_EN); }

Contributors

PersonTokensPropCommitsCommitProp
Xinliang Liu73100.00%1100.00%
Total73100.00%1100.00%


static int ade_enable_vblank(struct drm_device *dev, unsigned int pipe) { struct drm_crtc *crtc = drm_crtc_from_index(dev, pipe); struct ade_crtc *acrtc = to_ade_crtc(crtc); struct ade_hw_ctx *ctx = acrtc->ctx; void __iomem *base = ctx->base; if (!ctx->power_on) (void)ade_power_up(ctx); ade_update_bits(base + LDI_INT_EN, FRAME_END_INT_EN_OFST, MASK(1), 1); return 0; }

Contributors

PersonTokensPropCommitsCommitProp
Xinliang Liu8292.13%150.00%
Shawn Guo77.87%150.00%
Total89100.00%2100.00%


static void ade_disable_vblank(struct drm_device *dev, unsigned int pipe) { struct drm_crtc *crtc = drm_crtc_from_index(dev, pipe); struct ade_crtc *acrtc = to_ade_crtc(crtc); struct ade_hw_ctx *ctx = acrtc->ctx; void __iomem *base = ctx->base; if (!ctx->power_on) { DRM_ERROR("power is down! vblank disable fail\n"); return; } ade_update_bits(base + LDI_INT_EN, FRAME_END_INT_EN_OFST, MASK(1), 0); }

Contributors

PersonTokensPropCommitsCommitProp
Xinliang Liu7991.86%150.00%
Shawn Guo78.14%150.00%
Total86100.00%2100.00%


static irqreturn_t ade_irq_handler(int irq, void *data) { struct ade_crtc *acrtc = data; struct ade_hw_ctx *ctx = acrtc->ctx; struct drm_crtc *crtc = &acrtc->base; void __iomem *base = ctx->base; u32 status; status = readl(base + LDI_MSK_INT); DRM_DEBUG_VBL("LDI IRQ: status=0x%X\n", status); /* vblank irq */ if (status & BIT(FRAME_END_INT_EN_OFST)) { ade_update_bits(base + LDI_INT_CLR, FRAME_END_INT_EN_OFST, MASK(1), 1); drm_crtc_handle_vblank(crtc); } return IRQ_HANDLED; }

Contributors

PersonTokensPropCommitsCommitProp
Xinliang Liu103100.00%1100.00%
Total103100.00%1100.00%


static void ade_display_enable(struct ade_crtc *acrtc) { struct ade_hw_ctx *ctx = acrtc->ctx; void __iomem *base = ctx->base; u32 out_fmt = acrtc->out_format; /* enable output overlay compositor */ writel(ADE_ENABLE, base + ADE_OVLYX_CTL(OUT_OVLY)); ade_update_reload_bit(base, OVLY_OFST + OUT_OVLY, 0); /* display source setting */ writel(DISP_SRC_OVLY2, base + ADE_DISP_SRC_CFG); /* enable ade */ writel(ADE_ENABLE, base + ADE_EN); /* enable ldi */ writel(NORMAL_MODE, base + LDI_WORK_MODE); writel((out_fmt << BPP_OFST) | DATA_GATE_EN | LDI_EN, base + LDI_CTRL); /* dsi pixel on */ writel(DSI_PCLK_ON, base + LDI_HDMI_DSI_GT); }

Contributors

PersonTokensPropCommitsCommitProp
Xinliang Liu117100.00%2100.00%
Total117100.00%2100.00%

#if ADE_DEBUG
static void ade_rdma_dump_regs(void __iomem *base, u32 ch) { u32 reg_ctrl, reg_addr, reg_size, reg_stride, reg_space, reg_en; u32 val; reg_ctrl = RD_CH_CTRL(ch); reg_addr = RD_CH_ADDR(ch); reg_size = RD_CH_SIZE(ch); reg_stride = RD_CH_STRIDE(ch); reg_space = RD_CH_SPACE(ch); reg_en = RD_CH_EN(ch); val = ade_read_reload_bit(base, RDMA_OFST + ch); DRM_DEBUG_DRIVER("[rdma%d]: reload(%d)\n", ch + 1, val); val = readl(base + reg_ctrl); DRM_DEBUG_DRIVER("[rdma%d]: reg_ctrl(0x%08x)\n", ch + 1, val); val = readl(base + reg_addr); DRM_DEBUG_DRIVER("[rdma%d]: reg_addr(0x%08x)\n", ch + 1, val); val = readl(base + reg_size); DRM_DEBUG_DRIVER("[rdma%d]: reg_size(0x%08x)\n", ch + 1, val); val = readl(base + reg_stride); DRM_DEBUG_DRIVER("[rdma%d]: reg_stride(0x%08x)\n", ch + 1, val); val = readl(base + reg_space); DRM_DEBUG_DRIVER("[rdma%d]: reg_space(0x%08x)\n", ch + 1, val); val = readl(base + reg_en); DRM_DEBUG_DRIVER("[rdma%d]: reg_en(0x%08x)\n", ch + 1, val); }

Contributors

PersonTokensPropCommitsCommitProp
Xinliang Liu214100.00%2100.00%
Total214100.00%2100.00%


static void ade_clip_dump_regs(void __iomem *base, u32 ch) { u32 val; val = ade_read_reload_bit(base, CLIP_OFST + ch); DRM_DEBUG_DRIVER("[clip%d]: reload(%d)\n", ch + 1, val); val = readl(base + ADE_CLIP_DISABLE(ch)); DRM_DEBUG_DRIVER("[clip%d]: reg_clip_disable(0x%08x)\n", ch + 1, val); val = readl(base + ADE_CLIP_SIZE0(ch)); DRM_DEBUG_DRIVER("[clip%d]: reg_clip_size0(0x%08x)\n", ch + 1, val); val = readl(base + ADE_CLIP_SIZE1(ch)); DRM_DEBUG_DRIVER("[clip%d]: reg_clip_size1(0x%08x)\n", ch + 1, val); }

Contributors

PersonTokensPropCommitsCommitProp
Xinliang Liu108100.00%1100.00%
Total108100.00%1100.00%


static void ade_compositor_routing_dump_regs(void __iomem *base, u32 ch) { u8 ovly_ch = 0; /* TODO: Only primary plane now */ u32 val; val = readl(base + ADE_OVLY_CH_XY0(ovly_ch)); DRM_DEBUG_DRIVER("[overlay ch%d]: reg_ch_xy0(0x%08x)\n", ovly_ch, val); val = readl(base + ADE_OVLY_CH_XY1(ovly_ch)); DRM_DEBUG_DRIVER("[overlay ch%d]: reg_ch_xy1(0x%08x)\n", ovly_ch, val); val = readl(base + ADE_OVLY_CH_CTL(ovly_ch)); DRM_DEBUG_DRIVER("[overlay ch%d]: reg_ch_ctl(0x%08x)\n", ovly_ch, val); }

Contributors

PersonTokensPropCommitsCommitProp
Xinliang Liu86100.00%1100.00%
Total86100.00%1100.00%


static void ade_dump_overlay_compositor_regs(void __iomem *base, u32 comp) { u32 val; val = ade_read_reload_bit(base, OVLY_OFST + comp); DRM_DEBUG_DRIVER("[overlay%d]: reload(%d)\n", comp + 1, val); writel(ADE_ENABLE, base + ADE_OVLYX_CTL(comp)); DRM_DEBUG_DRIVER("[overlay%d]: reg_ctl(0x%08x)\n", comp + 1, val); val = readl(base + ADE_OVLY_CTL); DRM_DEBUG_DRIVER("ovly_ctl(0x%08x)\n", val); }

Contributors

PersonTokensPropCommitsCommitProp
Xinliang Liu78100.00%1100.00%
Total78100.00%1100.00%


static void ade_dump_regs(void __iomem *base) { u32 i; /* dump channel regs */ for (i = 0; i < ADE_CH_NUM; i++) { /* dump rdma regs */ ade_rdma_dump_regs(base, i); /* dump clip regs */ ade_clip_dump_regs(base, i); /* dump compositor routing regs */ ade_compositor_routing_dump_regs(base, i); } /* dump overlay compositor regs */ ade_dump_overlay_compositor_regs(base, OUT_OVLY); }

Contributors

PersonTokensPropCommitsCommitProp
Xinliang Liu62100.00%1100.00%
Total62100.00%1100.00%

#else
static void ade_dump_regs(void __iomem *base) { }

Contributors

PersonTokensPropCommitsCommitProp
Xinliang Liu10100.00%1100.00%
Total10100.00%1100.00%

#endif
static void ade_crtc_enable(struct drm_crtc *crtc) { struct ade_crtc *acrtc = to_ade_crtc(crtc); struct ade_hw_ctx *ctx = acrtc->ctx; int ret; if (acrtc->enable) return; if (!ctx->power_on) { ret = ade_power_up(ctx); if (ret) return; } ade_set_medianoc_qos(acrtc); ade_display_enable(acrtc); ade_dump_regs(ctx->base); drm_crtc_vblank_on(crtc); acrtc->enable = true; }

Contributors

PersonTokensPropCommitsCommitProp
Xinliang Liu89100.00%2100.00%
Total89100.00%2100.00%


static void ade_crtc_disable(struct drm_crtc *crtc) { struct ade_crtc *acrtc = to_ade_crtc(crtc); struct ade_hw_ctx *ctx = acrtc->ctx; if (!acrtc->enable) return; drm_crtc_vblank_off(crtc); ade_power_down(ctx); acrtc->enable = false; }

Contributors

PersonTokensPropCommitsCommitProp
Xinliang Liu54100.00%2100.00%
Total54100.00%2100.00%


static void ade_crtc_mode_set_nofb(struct drm_crtc *crtc) { struct ade_crtc *acrtc = to_ade_crtc(crtc); struct ade_hw_ctx *ctx = acrtc->ctx; struct drm_display_mode *mode = &crtc->state->mode; struct drm_display_mode *adj_mode = &crtc->state->adjusted_mode; if (!ctx->power_on) (void)ade_power_up(ctx); ade_ldi_set_mode(acrtc, mode, adj_mode); }

Contributors

PersonTokensPropCommitsCommitProp
Xinliang Liu78100.00%1100.00%
Total78100.00%1100.00%


static void ade_crtc_atomic_begin(struct drm_crtc *crtc, struct drm_crtc_state *old_state) { struct ade_crtc *acrtc = to_ade_crtc(crtc); struct ade_hw_ctx *ctx = acrtc->ctx; if (!ctx->power_on) (void)ade_power_up(ctx); }

Contributors

PersonTokensPropCommitsCommitProp
Xinliang Liu50100.00%1100.00%
Total50100.00%1100.00%


static void ade_crtc_atomic_flush(struct drm_crtc *crtc, struct drm_crtc_state *old_state) { struct ade_crtc *acrtc = to_ade_crtc(crtc); struct ade_hw_ctx *ctx = acrtc->ctx; struct drm_pending_vblank_event *event = crtc->state->event; void __iomem *base = ctx->base; /* only crtc is enabled regs take effect */ if (acrtc->enable) { ade_dump_regs(base); /* flush ade registers */ writel(ADE_ENABLE, base + ADE_EN); } if (event) { crtc->state->event = NULL; spin_lock_irq(&crtc->dev->event_lock); if (drm_crtc_vblank_get(crtc) == 0) drm_crtc_arm_vblank_event(crtc, event); else drm_crtc_send_vblank_event(crtc, event); spin_unlock_irq(&crtc->dev->event_lock); } }

Contributors

PersonTokensPropCommitsCommitProp
Daniel Vetter6950.36%150.00%
Xinliang Liu6849.64%150.00%
Total137100.00%2100.00%

static const struct drm_crtc_helper_funcs ade_crtc_helper_funcs = { .enable = ade_crtc_enable, .disable = ade_crtc_disable, .mode_set_nofb = ade_crtc_mode_set_nofb, .atomic_begin = ade_crtc_atomic_begin, .atomic_flush = ade_crtc_atomic_flush, }; static const struct drm_crtc_funcs ade_crtc_funcs = { .destroy = drm_crtc_cleanup, .set_config = drm_atomic_helper_set_config, .page_flip = drm_atomic_helper_page_flip, .reset = drm_atomic_helper_crtc_reset, .set_property = drm_atomic_helper_crtc_set_property, .atomic_duplicate_state = drm_atomic_helper_crtc_duplicate_state, .atomic_destroy_state = drm_atomic_helper_crtc_destroy_state, };
static int ade_crtc_init(struct drm_device *dev, struct drm_crtc *crtc, struct drm_plane *plane) { struct device_node *port; int ret; /* set crtc port so that * drm_of_find_possible_crtcs call works */ port = of_get_child_by_name(dev->dev->of_node, "port"); if (!port) { DRM_ERROR("no port node found in %s\n", dev->dev->of_node->full_name); return -EINVAL; } of_node_put(port); crtc->port = port; ret = drm_crtc_init_with_planes(dev, crtc, plane, NULL, &ade_crtc_funcs, NULL); if (ret) { DRM_ERROR("failed to init crtc.\n"); return ret; } drm_crtc_helper_add(crtc, &ade_crtc_helper_funcs); return 0; }

Contributors

PersonTokensPropCommitsCommitProp
Xinliang Liu121100.00%1100.00%
Total121100.00%1100.00%


static void ade_rdma_set(void __iomem *base, struct drm_framebuffer *fb, u32 ch, u32 y, u32 in_h, u32 fmt) { struct drm_gem_cma_object *obj = drm_fb_cma_get_gem_obj(fb, 0); struct drm_format_name_buf format_name; u32 reg_ctrl, reg_addr, reg_size, reg_stride, reg_space, reg_en; u32 stride = fb->pitches[0]; u32 addr = (u32)obj->paddr + y * stride; DRM_DEBUG_DRIVER("rdma%d: (y=%d, height=%d), stride=%d, paddr=0x%x\n", ch + 1, y, in_h, stride, (u32)obj->paddr); DRM_DEBUG_DRIVER("addr=0x%x, fb:%dx%d, pixel_format=%d(%s)\n", addr, fb->width, fb->height, fmt, drm_get_format_name(fb->format->format, &format_name)); /* get reg offset */ reg_ctrl = RD_CH_CTRL(ch); reg_addr = RD_CH_ADDR(ch); reg_size = RD_CH_SIZE(ch); reg_stride = RD_CH_STRIDE(ch); reg_space = RD_CH_SPACE(ch); reg_en = RD_CH_EN(ch); /* * TODO: set rotation */ writel((fmt << 16) & 0x1f0000, base + reg_ctrl); writel(addr, base + reg_addr); writel((in_h << 16) | stride, base + reg_size); writel(stride, base + reg_stride); writel(in_h * stride, base + reg_space); writel(ADE_ENABLE, base + reg_en); ade_update_reload_bit(base, RDMA_OFST + ch, 0); }

Contributors

PersonTokensPropCommitsCommitProp
Xinliang Liu24094.12%125.00%
Eric Engestrom124.71%250.00%
Ville Syrjälä31.18%125.00%
Total255100.00%4100.00%


static void ade_rdma_disable(void __iomem *base, u32 ch) { u32 reg_en; /* get reg offset */ reg_en = RD_CH_EN(ch); writel(0, base + reg_en); ade_update_reload_bit(base, RDMA_OFST + ch, 1); }

Contributors

PersonTokensPropCommitsCommitProp
Xinliang Liu45100.00%1100.00%
Total45100.00%1100.00%


static void ade_clip_set(void __iomem *base, u32 ch, u32 fb_w, u32 x, u32 in_w, u32 in_h) { u32 disable_val; u32 clip_left; u32 clip_right; /* * clip width, no need to clip height */ if (fb_w == in_w) { /* bypass */ disable_val = 1; clip_left = 0; clip_right = 0; } else { disable_val = 0; clip_left = x; clip_right = fb_w - (x + in_w) - 1; } DRM_DEBUG_DRIVER("clip%d: clip_left=%d, clip_right=%d\n", ch + 1, clip_left, clip_right); writel(disable_val, base + ADE_CLIP_DISABLE(ch)); writel((fb_w - 1) << 16 | (in_h - 1), base + ADE_CLIP_SIZE0(ch)); writel(clip_left << 16 | clip_right, base + ADE_CLIP_SIZE1(ch)); ade_update_reload_bit(base, CLIP_OFST + ch, 0); }

Contributors

PersonTokensPropCommitsCommitProp
Xinliang Liu156100.00%1100.00%
Total156100.00%1100.00%


static void ade_clip_disable(void __iomem *base, u32 ch) { writel(1, base + ADE_CLIP_DISABLE(ch)); ade_update_reload_bit(base, CLIP_OFST + ch, 1); }

Contributors

PersonTokensPropCommitsCommitProp
Xinliang Liu37100.00%2100.00%
Total37100.00%2100.00%


static bool has_Alpha_channel(int format) { switch (format) { case ADE_ARGB_8888: case ADE_ABGR_8888: case ADE_RGBA_8888: case ADE_BGRA_8888: return true; default: return false; } }

Contributors

PersonTokensPropCommitsCommitProp
Xinliang Liu34100.00%1100.00%
Total34100.00%1100.00%


static void ade_get_blending_params(u32 fmt, u8 glb_alpha, u8 *alp_mode, u8 *alp_sel, u8 *under_alp_sel) { bool has_alpha = has_Alpha_channel(fmt); /* * get alp_mode */ if (has_alpha && glb_alpha < 255) *alp_mode = ADE_ALP_PIXEL_AND_GLB; else if (has_alpha) *alp_mode = ADE_ALP_PIXEL; else *alp_mode = ADE_ALP_GLOBAL; /* * get alp sel */ *alp_sel = ADE_ALP_MUL_COEFF_3; /* 1 */ *under_alp_sel = ADE_ALP_MUL_COEFF_2; /* 0 */ }

Contributors

PersonTokensPropCommitsCommitProp
Xinliang Liu75100.00%1100.00%
Total75100.00%1100.00%


static void ade_compositor_routing_set(void __iomem *base, u8 ch, u32 x0, u32 y0, u32 in_w, u32 in_h, u32 fmt) { u8 ovly_ch = 0; /* TODO: This is the zpos, only one plane now */ u8 glb_alpha = 255; u32 x1 = x0 + in_w - 1; u32 y1 = y0 + in_h - 1; u32 val; u8 alp_sel; u8 under_alp_sel; u8 alp_mode; ade_get_blending_params(fmt, glb_alpha, &alp_mode, &alp_sel, &under_alp_sel); /* overlay routing setting */ writel(x0 << 16 | y0, base + ADE_OVLY_CH_XY0(ovly_ch)); writel(x1 << 16 | y1, base + ADE_OVLY_CH_XY1(ovly_ch)); val = (ch + 1) << CH_SEL_OFST | BIT(CH_EN_OFST) | alp_sel << CH_ALP_SEL_OFST | under_alp_sel << CH_UNDER_ALP_SEL_OFST | glb_alpha << CH_ALP_GBL_OFST | alp_mode << CH_ALP_MODE_OFST; writel(val, base + ADE_OVLY_CH_CTL(ovly_ch)); /* connect this plane/channel to overlay2 compositor */ ade_update_bits(base + ADE_OVLY_CTL, CH_OVLY_SEL_OFST(ovly_ch), CH_OVLY_SEL_MASK, CH_OVLY_SEL_VAL(OUT_OVLY)); }

Contributors

PersonTokensPropCommitsCommitProp
Xinliang Liu182100.00%1100.00%
Total182100.00%1100.00%


static void ade_compositor_routing_disable(void __iomem *base, u32 ch) { u8 ovly_ch = 0; /* TODO: Only primary plane now */ /* disable this plane/channel */ ade_update_bits(base + ADE_OVLY_CH_CTL(ovly_ch), CH_EN_OFST, MASK(1), 0); /* dis-connect this plane/channel of overlay2 compositor */ ade_update_bits(base + ADE_OVLY_CTL, CH_OVLY_SEL_OFST(ovly_ch), CH_OVLY_SEL_MASK, 0); }

Contributors

PersonTokensPropCommitsCommitProp
Xinliang Liu57100.00%2100.00%
Total57100.00%2100.00%

/* * Typicaly, a channel looks like: DMA-->clip-->scale-->ctrans-->compositor */
static void ade_update_channel(struct ade_plane *aplane, struct drm_framebuffer *fb, int crtc_x, int crtc_y, unsigned int crtc_w, unsigned int crtc_h, u32 src_x, u32 src_y, u32 src_w, u32 src_h) { struct ade_hw_ctx *ctx = aplane->ctx; void __iomem *base = ctx->base; u32 fmt = ade_get_format(fb->format->format); u32 ch = aplane->ch; u32 in_w; u32 in_h; DRM_DEBUG_DRIVER("channel%d: src:(%d, %d)-%dx%d, crtc:(%d, %d)-%dx%d", ch + 1, src_x, src_y, src_w, src_h, crtc_x, crtc_y, crtc_w, crtc_h); /* 1) DMA setting */ in_w = src_w; in_h = src_h; ade_rdma_set(base, fb, ch, src_y, in_h, fmt); /* 2) clip setting */ ade_clip_set(base, ch, fb->width, src_x, in_w, in_h); /* 3) TODO: scale setting for overlay planes */ /* 4) TODO: ctran/csc setting for overlay planes */ /* 5) compositor routing setting */ ade_compositor_routing_set(base, ch, crtc_x, crtc_y, in_w, in_h, fmt); }

Contributors

PersonTokensPropCommitsCommitProp
Xinliang Liu16998.26%266.67%
Ville Syrjälä31.74%133.33%
Total172100.00%3100.00%


static void ade_disable_channel(struct ade_plane *aplane) { struct ade_hw_ctx *ctx = aplane->ctx; void __iomem *base = ctx->base; u32 ch = aplane->ch; DRM_DEBUG_DRIVER("disable channel%d\n", ch + 1); /* disable read DMA */ ade_rdma_disable(base, ch); /* disable clip */ ade_clip_disable(base, ch); /* disable compositor routing */ ade_compositor_routing_disable(base, ch); }

Contributors

PersonTokensPropCommitsCommitProp
Xinliang Liu69100.00%2100.00%
Total69100.00%2100.00%


static int ade_plane_atomic_check(struct drm_plane *plane, struct drm_plane_state *state) { struct drm_framebuffer *fb = state->fb; struct drm_crtc *crtc = state->crtc; struct drm_crtc_state *crtc_state; u32 src_x = state->src_x >> 16; u32 src_y = state->src_y >> 16; u32 src_w = state->src_w >> 16; u32 src_h = state->src_h >> 16; int crtc_x = state->crtc_x; int crtc_y = state->crtc_y; u32 crtc_w = state->crtc_w; u32 crtc_h = state->crtc_h; u32 fmt; if (!crtc || !fb) return 0; fmt = ade_get_format(fb->format->format); if (fmt == ADE_FORMAT_UNSUPPORT) return -EINVAL; crtc_state = drm_atomic_get_crtc_state(state->state, crtc); if (IS_ERR(crtc_state)) return PTR_ERR(crtc_state); if (src_w != crtc_w || src_h != crtc_h) { DRM_ERROR("Scale not support!!!\n"); return -EINVAL; } if (src_x + src_w > fb->width || src_y + src_h > fb->height) return -EINVAL; if (crtc_x < 0 || crtc_y < 0) return -EINVAL; if (crtc_x + crtc_w > crtc_state->adjusted_mode.hdisplay || crtc_y + crtc_h > crtc_state->adjusted_mode.vdisplay) return -EINVAL; return 0; }

Contributors

PersonTokensPropCommitsCommitProp
Xinliang Liu24598.79%266.67%
Ville Syrjälä31.21%133.33%
Total248100.00%3100.00%


static void ade_plane_atomic_update(struct drm_plane *plane, struct drm_plane_state *old_state) { struct drm_plane_state *state = plane->state; struct ade_plane *aplane = to_ade_plane(plane); ade_update_channel(aplane, state->fb, state->crtc_x, state->crtc_y, state->crtc_w, state->crtc_h, state->src_x >> 16, state->src_y >> 16, state->src_w >> 16, state->src_h >> 16); }

Contributors

PersonTokensPropCommitsCommitProp
Xinliang Liu84100.00%2100.00%
Total84100.00%2100.00%


static void ade_plane_atomic_disable(struct drm_plane *plane, struct drm_plane_state *old_state) { struct ade_plane *aplane = to_ade_plane(plane); ade_disable_channel(aplane); }

Contributors

PersonTokensPropCommitsCommitProp
Xinliang Liu31100.00%2100.00%
Total31100.00%2100.00%

static const struct drm_plane_helper_funcs ade_plane_helper_funcs = { .atomic_check = ade_plane_atomic_check, .atomic_update = ade_plane_atomic_update, .atomic_disable = ade_plane_atomic_disable, }; static struct drm_plane_funcs ade_plane_funcs = { .update_plane = drm_atomic_helper_update_plane, .disable_plane = drm_atomic_helper_disable_plane, .set_property = drm_atomic_helper_plane_set_property, .destroy = drm_plane_cleanup, .reset = drm_atomic_helper_plane_reset, .atomic_duplicate_state = drm_atomic_helper_plane_duplicate_state, .atomic_destroy_state = drm_atomic_helper_plane_destroy_state, };
static int ade_plane_init(struct drm_device *dev, struct ade_plane *aplane, enum drm_plane_type type) { const u32 *fmts; u32 fmts_cnt; int ret = 0; /* get properties */ fmts_cnt = ade_get_channel_formats(aplane->ch, &fmts); if (ret) return ret; ret = drm_universal_plane_init(dev, &aplane->base, 1, &ade_plane_funcs, fmts, fmts_cnt, type, NULL); if (ret) { DRM_ERROR("fail to init plane, ch=%d\n", aplane->ch); return ret; } drm_plane_helper_add(&aplane->base, &ade_plane_helper_funcs); return 0; }

Contributors

PersonTokensPropCommitsCommitProp
Xinliang Liu110100.00%2100.00%
Total110100.00%2100.00%


static int ade_dts_parse(struct platform_device *pdev, struct ade_hw_ctx *ctx) { struct resource *res; struct device *dev = &pdev->dev; struct device_node *np = pdev->dev.of_node; res = platform_get_resource(pdev, IORESOURCE_MEM, 0); ctx->base = devm_ioremap_resource(dev, res); if (IS_ERR(ctx->base)) { DRM_ERROR("failed to remap ade io base\n"); return PTR_ERR(ctx->base); } ctx->reset = devm_reset_control_get(dev, NULL); if (IS_ERR(ctx->reset)) return PTR_ERR(ctx->reset); ctx->noc_regmap = syscon_regmap_lookup_by_phandle(np, "hisilicon,noc-syscon"); if (IS_ERR(ctx->noc_regmap)) { DRM_ERROR("failed to get noc regmap\n"); return PTR_ERR(ctx->noc_regmap); } ctx->irq = platform_get_irq(pdev, 0); if (ctx->irq < 0) { DRM_ERROR("failed to get irq\n"); return -ENODEV; } ctx->ade_core_clk = devm_clk_get(dev, "clk_ade_core"); if (IS_ERR(ctx->ade_core_clk)) { DRM_ERROR("failed to parse clk ADE_CORE\n"); return PTR_ERR(ctx->ade_core_clk); } ctx->media_noc_clk = devm_clk_get(dev, "clk_codec_jpeg"); if (IS_ERR(ctx->media_noc_clk)) { DRM_ERROR("failed to parse clk CODEC_JPEG\n"); return PTR_ERR(ctx->media_noc_clk); } ctx->ade_pix_clk = devm_clk_get(dev, "clk_ade_pix"); if (IS_ERR(ctx->ade_pix_clk)) { DRM_ERROR("failed to parse clk ADE_PIX\n"); return PTR_ERR(ctx->ade_pix_clk); } return 0; }

Contributors

PersonTokensPropCommitsCommitProp
Xinliang Liu26290.66%150.00%
Wei Yongjun279.34%150.00%
Total289100.00%2100.00%


static int ade_drm_init(struct platform_device *pdev) { struct drm_device *dev = platform_get_drvdata(pdev); struct ade_data *ade; struct ade_hw_ctx *ctx; struct ade_crtc *acrtc; struct ade_plane *aplane; enum drm_plane_type type; int ret; int i; ade = devm_kzalloc(dev->dev, sizeof(*ade), GFP_KERNEL); if (!ade) { DRM_ERROR("failed to alloc ade_data\n"); return -ENOMEM; } platform_set_drvdata(pdev, ade); ctx = &ade->ctx; acrtc = &ade->acrtc; acrtc->ctx = ctx; acrtc->out_format = LDI_OUT_RGB_888; ret = ade_dts_parse(pdev, ctx); if (ret) return ret; /* * plane init * TODO: Now only support primary plane, overlay planes * need to do. */ for (i = 0; i < ADE_CH_NUM; i++) { aplane = &ade->aplane[i]; aplane->ch = i; aplane->ctx = ctx; type = i == PRIMARY_CH ? DRM_PLANE_TYPE_PRIMARY : DRM_PLANE_TYPE_OVERLAY; ret = ade_plane_init(dev, aplane, type); if (ret) return ret; } /* crtc init */ ret = ade_crtc_init(dev, &acrtc->base, &ade->aplane[PRIMARY_CH].base); if (ret) return ret; /* vblank irq init */ ret = devm_request_irq(dev->dev, ctx->irq, ade_irq_handler, IRQF_SHARED, dev->driver->name, acrtc); if (ret) return ret; dev->driver->get_vblank_counter = drm_vblank_no_hw_counter; dev->driver->enable_vblank = ade_enable_vblank; dev->driver->disable_vblank = ade_disable_vblank; return 0; }

Contributors

PersonTokensPropCommitsCommitProp
Xinliang Liu28197.23%375.00%
Daniel Vetter82.77%125.00%
Total289100.00%4100.00%


static void ade_drm_cleanup(struct platform_device *pdev) { }

Contributors

PersonTokensPropCommitsCommitProp
Xinliang Liu660.00%133.33%
Daniel Vetter440.00%266.67%
Total10100.00%3100.00%

const struct kirin_dc_ops ade_dc_ops = { .init = ade_drm_init, .cleanup = ade_drm_cleanup };

Overall Contributors

PersonTokensPropCommitsCommitProp
Xinliang Liu495697.16%433.33%
Daniel Vetter831.63%325.00%
Wei Yongjun270.53%18.33%
Shawn Guo140.27%18.33%
Eric Engestrom120.24%216.67%
Ville Syrjälä90.18%18.33%
Total5101100.00%12100.00%
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.
Created with cregit.