cregit-Linux how code gets into the kernel

Release 4.11 drivers/gpu/drm/nouveau/nvkm/engine/disp/dmacnv50.c

/*
 * Copyright 2012 Red Hat Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 *
 * Authors: Ben Skeggs
 */
#include "dmacnv50.h"
#include "rootnv50.h"

#include <core/client.h>
#include <core/oproxy.h>
#include <core/ramht.h>
#include <subdev/fb.h>
#include <subdev/timer.h>
#include <engine/dma.h>


struct nv50_disp_dmac_object {
	
struct nvkm_oproxy oproxy;
	
struct nv50_disp_root *root;
	
int hash;
};


static void nv50_disp_dmac_child_del_(struct nvkm_oproxy *base) { struct nv50_disp_dmac_object *object = container_of(base, typeof(*object), oproxy); nvkm_ramht_remove(object->root->ramht, object->hash); }

Contributors

PersonTokensPropCommitsCommitProp
Ben Skeggs42100.00%3100.00%
Total42100.00%3100.00%

static const struct nvkm_oproxy_func nv50_disp_dmac_child_func_ = { .dtor[0] = nv50_disp_dmac_child_del_, };
static int nv50_disp_dmac_child_new_(struct nv50_disp_chan *base, const struct nvkm_oclass *oclass, void *data, u32 size, struct nvkm_object **pobject) { struct nv50_disp_dmac *chan = nv50_disp_dmac(base); struct nv50_disp_root *root = chan->base.root; struct nvkm_device *device = root->disp->base.engine.subdev.device; const struct nvkm_device_oclass *sclass = oclass->priv; struct nv50_disp_dmac_object *object; int ret; if (!(object = kzalloc(sizeof(*object), GFP_KERNEL))) return -ENOMEM; nvkm_oproxy_ctor(&nv50_disp_dmac_child_func_, oclass, &object->oproxy); object->root = root; *pobject = &object->oproxy.base; ret = sclass->ctor(device, oclass, data, size, &object->oproxy.object); if (ret) return ret; object->hash = chan->func->bind(chan, object->oproxy.object, oclass->handle); if (object->hash < 0) return object->hash; return 0; }

Contributors

PersonTokensPropCommitsCommitProp
Ben Skeggs205100.00%3100.00%
Total205100.00%3100.00%


static int nv50_disp_dmac_child_get_(struct nv50_disp_chan *base, int index, struct nvkm_oclass *sclass) { struct nv50_disp_dmac *chan = nv50_disp_dmac(base); struct nv50_disp *disp = chan->base.root->disp; struct nvkm_device *device = disp->base.engine.subdev.device; const struct nvkm_device_oclass *oclass = NULL; sclass->engine = nvkm_device_engine(device, NVKM_ENGINE_DMAOBJ); if (sclass->engine && sclass->engine->func->base.sclass) { sclass->engine->func->base.sclass(sclass, index, &oclass); if (oclass) { sclass->priv = oclass; return 0; } } return -EINVAL; }

Contributors

PersonTokensPropCommitsCommitProp
Ben Skeggs131100.00%4100.00%
Total131100.00%4100.00%


static void nv50_disp_dmac_fini_(struct nv50_disp_chan *base) { struct nv50_disp_dmac *chan = nv50_disp_dmac(base); chan->func->fini(chan); }

Contributors

PersonTokensPropCommitsCommitProp
Ben Skeggs30100.00%1100.00%
Total30100.00%1100.00%


static int nv50_disp_dmac_init_(struct nv50_disp_chan *base) { struct nv50_disp_dmac *chan = nv50_disp_dmac(base); return chan->func->init(chan); }

Contributors

PersonTokensPropCommitsCommitProp
Ben Skeggs31100.00%1100.00%
Total31100.00%1100.00%


static void * nv50_disp_dmac_dtor_(struct nv50_disp_chan *base) { return nv50_disp_dmac(base); }

Contributors

PersonTokensPropCommitsCommitProp
Ben Skeggs18100.00%1100.00%
Total18100.00%1100.00%

static const struct nv50_disp_chan_func nv50_disp_dmac_func_ = { .dtor = nv50_disp_dmac_dtor_, .init = nv50_disp_dmac_init_, .fini = nv50_disp_dmac_fini_, .child_get = nv50_disp_dmac_child_get_, .child_new = nv50_disp_dmac_child_new_, };
int nv50_disp_dmac_new_(const struct nv50_disp_dmac_func *func, const struct nv50_disp_chan_mthd *mthd, struct nv50_disp_root *root, int chid, int head, u64 push, const struct nvkm_oclass *oclass, struct nvkm_object **pobject) { struct nvkm_client *client = oclass->client; struct nvkm_dmaobj *dmaobj; struct nv50_disp_dmac *chan; int ret; if (!(chan = kzalloc(sizeof(*chan), GFP_KERNEL))) return -ENOMEM; *pobject = &chan->base.object; chan->func = func; ret = nv50_disp_chan_ctor(&nv50_disp_dmac_func_, mthd, root, chid, chid, head, oclass, &chan->base); if (ret) return ret; dmaobj = nvkm_dmaobj_search(client, push); if (IS_ERR(dmaobj)) return PTR_ERR(dmaobj); if (dmaobj->limit - dmaobj->start != 0xfff) return -EINVAL; switch (dmaobj->target) { case NV_MEM_TARGET_VRAM: chan->push = 0x00000001 | dmaobj->start >> 8; break; case NV_MEM_TARGET_PCI_NOSNOOP: chan->push = 0x00000003 | dmaobj->start >> 8; break; default: return -EINVAL; } return 0; }

Contributors

PersonTokensPropCommitsCommitProp
Ben Skeggs221100.00%5100.00%
Total221100.00%5100.00%


int nv50_disp_dmac_bind(struct nv50_disp_dmac *chan, struct nvkm_object *object, u32 handle) { return nvkm_ramht_insert(chan->base.root->ramht, object, chan->base.chid.user, -10, handle, chan->base.chid.user << 28 | chan->base.chid.user); }

Contributors

PersonTokensPropCommitsCommitProp
Ben Skeggs63100.00%6100.00%
Total63100.00%6100.00%


static void nv50_disp_dmac_fini(struct nv50_disp_dmac *chan) { struct nv50_disp *disp = chan->base.root->disp; struct nvkm_subdev *subdev = &disp->base.engine.subdev; struct nvkm_device *device = subdev->device; int ctrl = chan->base.chid.ctrl; int user = chan->base.chid.user; /* deactivate channel */ nvkm_mask(device, 0x610200 + (ctrl * 0x0010), 0x00001010, 0x00001000); nvkm_mask(device, 0x610200 + (ctrl * 0x0010), 0x00000003, 0x00000000); if (nvkm_msec(device, 2000, if (!(nvkm_rd32(device, 0x610200 + (ctrl * 0x10)) & 0x001e0000)) break; ) < 0) { nvkm_error(subdev, "ch %d fini timeout, %08x\n", user, nvkm_rd32(device, 0x610200 + (ctrl * 0x10))); } /* disable error reporting and completion notifications */ nvkm_mask(device, 0x610028, 0x00010001 << user, 0x00000000 << user); }

Contributors

PersonTokensPropCommitsCommitProp
Ben Skeggs163100.00%7100.00%
Total163100.00%7100.00%


static int nv50_disp_dmac_init(struct nv50_disp_dmac *chan) { struct nv50_disp *disp = chan->base.root->disp; struct nvkm_subdev *subdev = &disp->base.engine.subdev; struct nvkm_device *device = subdev->device; int ctrl = chan->base.chid.ctrl; int user = chan->base.chid.user; /* enable error reporting */ nvkm_mask(device, 0x610028, 0x00010000 << user, 0x00010000 << user); /* initialise channel for dma command submission */ nvkm_wr32(device, 0x610204 + (ctrl * 0x0010), chan->push); nvkm_wr32(device, 0x610208 + (ctrl * 0x0010), 0x00010000); nvkm_wr32(device, 0x61020c + (ctrl * 0x0010), ctrl); nvkm_mask(device, 0x610200 + (ctrl * 0x0010), 0x00000010, 0x00000010); nvkm_wr32(device, 0x640000 + (ctrl * 0x1000), 0x00000000); nvkm_wr32(device, 0x610200 + (ctrl * 0x0010), 0x00000013); /* wait for it to go inactive */ if (nvkm_msec(device, 2000, if (!(nvkm_rd32(device, 0x610200 + (ctrl * 0x10)) & 0x80000000)) break; ) < 0) { nvkm_error(subdev, "ch %d init timeout, %08x\n", user, nvkm_rd32(device, 0x610200 + (ctrl * 0x10))); return -EBUSY; } return 0; }

Contributors

PersonTokensPropCommitsCommitProp
Ben Skeggs231100.00%11100.00%
Total231100.00%11100.00%

const struct nv50_disp_dmac_func nv50_disp_dmac_func = { .init = nv50_disp_dmac_init, .fini = nv50_disp_dmac_fini, .bind = nv50_disp_dmac_bind, };

Overall Contributors

PersonTokensPropCommitsCommitProp
Ben Skeggs1248100.00%15100.00%
Total1248100.00%15100.00%
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.
Created with cregit.