Release 4.11 drivers/gpu/drm/nouveau/nvkm/subdev/clk/nv04.c

/*
 * Copyright 2012 Red Hat Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 *
 * Authors: Ben Skeggs
 */
#include "priv.h"
#include "pll.h"

#include <subdev/bios.h>
#include <subdev/bios/pll.h>
#include <subdev/devinit/nv04.h>


int

nv04_clk_pll_calc(struct nvkm_clk *clock, struct nvbios_pll *info,
		  int clk, struct nvkm_pll_vals *pv)
{
	int N1, M1, N2, M2, P;
	int ret = nv04_pll_calc(&clock->subdev, info, clk, &N1, &M1, &N2, &M2, &P);
	if (ret) {
		pv->refclk = info->refclk;
		pv->N1 = N1;
		pv->M1 = M1;
		pv->N2 = N2;
		pv->M2 = M2;
		pv->log2P = P;
	}
	return ret;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Ben Skeggs
111
100.00%
4
100.00%
Total
111
100.00%
4
100.00%


int

nv04_clk_pll_prog(struct nvkm_clk *clk, u32 reg1, struct nvkm_pll_vals *pv)
{
	struct nvkm_device *device = clk->subdev.device;
	struct nvkm_devinit *devinit = device->devinit;
	int cv = device->bios->version.chip;

	if (cv == 0x30 || cv == 0x31 || cv == 0x35 || cv == 0x36 ||
	    cv >= 0x40) {
		if (reg1 > 0x405c)
			setPLL_double_highregs(devinit, reg1, pv);
		else
			setPLL_double_lowregs(devinit, reg1, pv);
	} else
		setPLL_single(devinit, reg1, pv);

	return 0;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Ben Skeggs
111
100.00%
6
100.00%
Total
111
100.00%
6
100.00%

static const struct nvkm_clk_func

nv04_clk = {
	.domains = {
		{ nv_clk_src_max }
	}
};


int

nv04_clk_new(struct nvkm_device *device, int index, struct nvkm_clk **pclk)
{
	int ret = nvkm_clk_new_(&nv04_clk, device, index, false, pclk);
	if (ret == 0) {
		(*pclk)->pll_calc = nv04_clk_pll_calc;
		(*pclk)->pll_prog = nv04_clk_pll_prog;
	}
	return ret;
}
Contributors
Person
Tokens
Prop
Commits
CommitProp
Ben Skeggs
61
93.85%
5
71.43%
Ilia Mirkin
2
3.08%
1
14.29%
Alexandre Courbot
2
3.08%
1
14.29%
Total
65
100.00%
7
100.00%

Overall Contributors
Person
Tokens
Prop
Commits
CommitProp
Ben Skeggs
316
98.75%
9
81.82%
Ilia Mirkin
2
0.62%
1
9.09%
Alexandre Courbot
2
0.62%
1
9.09%
Total
320
100.00%
11
100.00%
Directory: drivers/gpu/drm/nouveau/nvkm/subdev/clk

Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.