Release 4.11 drivers/gpu/host1x/hw/intr_hw.c

/*
 * Tegra host1x Interrupt Management
 *
 * Copyright (C) 2010 Google, Inc.
 * Copyright (c) 2010-2013, NVIDIA Corporation.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms and conditions of the GNU General Public License,
 * version 2, as published by the Free Software Foundation.
 *
 * This program is distributed in the hope it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 */

#include <linux/interrupt.h>
#include <linux/irq.h>
#include <linux/io.h>

#include "../intr.h"
#include "../dev.h"

/*
 * Sync point threshold interrupt service function
 * Handles sync point threshold triggers, in interrupt context
 */


static void host1x_intr_syncpt_handle(struct host1x_syncpt *syncpt)
{
	unsigned int id = syncpt->id;
	struct host1x *host = syncpt->host;

	host1x_sync_writel(host, BIT_MASK(id),
		HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE(BIT_WORD(id)));
	host1x_sync_writel(host, BIT_MASK(id),
		HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS(BIT_WORD(id)));

	schedule_work(&syncpt->intr.work);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Terje Bergstrom
73
98.65%
1
50.00%
Bhaktipriya Shridhar
1
1.35%
1
50.00%
Total
74
100.00%
2
100.00%



static irqreturn_t syncpt_thresh_isr(int irq, void *dev_id)
{
	struct host1x *host = dev_id;
	unsigned long reg;
	unsigned int i, id;

	for (i = 0; i < DIV_ROUND_UP(host->info->nb_pts, 32); i++) {
		reg = host1x_sync_readl(host,
			HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS(i));
		for_each_set_bit(id, &reg, BITS_PER_LONG) {
			struct host1x_syncpt *syncpt =
				host->syncpt + (i * BITS_PER_LONG + id);
			host1x_intr_syncpt_handle(syncpt);
		}
	}

	return IRQ_HANDLED;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Terje Bergstrom
96
95.05%
1
33.33%
Stephen Warren
4
3.96%
1
33.33%
Thierry Reding
1
0.99%
1
33.33%
Total
101
100.00%
3
100.00%



static void _host1x_intr_disable_all_syncpt_intrs(struct host1x *host)
{
	unsigned int i;

	for (i = 0; i < DIV_ROUND_UP(host->info->nb_pts, 32); ++i) {
		host1x_sync_writel(host, 0xffffffffu,
			HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE(i));
		host1x_sync_writel(host, 0xffffffffu,
			HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS(i));
	}
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Terje Bergstrom
57
90.48%
1
33.33%
Stephen Warren
4
6.35%
1
33.33%
Thierry Reding
2
3.17%
1
33.33%
Total
63
100.00%
3
100.00%


static int

_host1x_intr_init_host_sync(struct host1x *host, u32 cpm,
			    void (*syncpt_thresh_work)(struct work_struct *))
{
	unsigned int i;
	int err;

	host1x_hw_intr_disable_all_syncpt_intrs(host);

	for (i = 0; i < host->info->nb_pts; i++)
		INIT_WORK(&host->syncpt[i].intr.work, syncpt_thresh_work);

	err = devm_request_irq(host->dev, host->intr_syncpt_irq,
			       syncpt_thresh_isr, IRQF_SHARED,
			       "host1x_syncpt", host);
	if (err < 0) {
		WARN_ON(1);
		return err;
	}

	/* disable the ip_busy_timeout. this prevents write drops */
	host1x_sync_writel(host, 0, HOST1X_SYNC_IP_BUSY_TIMEOUT);

	/*
         * increase the auto-ack timout to the maximum value. 2d will hang
         * otherwise on Tegra2.
         */
	host1x_sync_writel(host, 0xff, HOST1X_SYNC_CTXSW_TIMEOUT_CFG);

	/* update host clocks per usec */
	host1x_sync_writel(host, cpm, HOST1X_SYNC_USEC_CLK);

	return 0;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Terje Bergstrom
136
96.45%
1
33.33%
Thierry Reding
3
2.13%
1
33.33%
Arnd Bergmann
2
1.42%
1
33.33%
Total
141
100.00%
3
100.00%



static void _host1x_intr_set_syncpt_threshold(struct host1x *host,
					      unsigned int id,
					      u32 thresh)
{
	host1x_sync_writel(host, thresh, HOST1X_SYNC_SYNCPT_INT_THRESH(id));
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Terje Bergstrom
28
93.33%
1
50.00%
Thierry Reding
2
6.67%
1
50.00%
Total
30
100.00%
2
100.00%



static void _host1x_intr_enable_syncpt_intr(struct host1x *host,
					    unsigned int id)
{
	host1x_sync_writel(host, BIT_MASK(id),
		HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0(BIT_WORD(id)));
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Terje Bergstrom
31
93.94%
1
50.00%
Thierry Reding
2
6.06%
1
50.00%
Total
33
100.00%
2
100.00%



static void _host1x_intr_disable_syncpt_intr(struct host1x *host,
					     unsigned int id)
{
	host1x_sync_writel(host, BIT_MASK(id),
		HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE(BIT_WORD(id)));
	host1x_sync_writel(host, BIT_MASK(id),
		HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS(BIT_WORD(id)));
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Terje Bergstrom
49
96.08%
1
50.00%
Thierry Reding
2
3.92%
1
50.00%
Total
51
100.00%
2
100.00%



static int _host1x_free_syncpt_irq(struct host1x *host)
{
	unsigned int i;

	devm_free_irq(host->dev, host->intr_syncpt_irq, host);

	for (i = 0; i < host->info->nb_pts; i++)
		cancel_work_sync(&host->syncpt[i].intr.work);

	return 0;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Terje Bergstrom
32
50.79%
1
33.33%
Bhaktipriya Shridhar
30
47.62%
1
33.33%
Thierry Reding
1
1.59%
1
33.33%
Total
63
100.00%
3
100.00%


static const struct host1x_intr_ops host1x_intr_ops = {
	.init_host_sync = _host1x_intr_init_host_sync,
	.set_syncpt_threshold = _host1x_intr_set_syncpt_threshold,
	.enable_syncpt_intr = _host1x_intr_enable_syncpt_intr,
	.disable_syncpt_intr = _host1x_intr_disable_syncpt_intr,
	.disable_all_syncpt_intrs = _host1x_intr_disable_all_syncpt_intrs,
	.free_syncpt_irq = _host1x_free_syncpt_irq,
};
Overall Contributors
Person
Tokens
Prop
Commits
CommitProp
Terje Bergstrom
555
90.83%
1
14.29%
Bhaktipriya Shridhar
31
5.07%
1
14.29%
Thierry Reding
15
2.45%
3
42.86%
Stephen Warren
8
1.31%
1
14.29%
Arnd Bergmann
2
0.33%
1
14.29%
Total
611
100.00%
7
100.00%
Directory: drivers/gpu/host1x/hw

Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.