Release 4.11 drivers/mtd/chips/fwh_lock.h
#ifndef FWH_LOCK_H
#define FWH_LOCK_H
enum fwh_lock_state {
FWH_UNLOCKED = 0,
FWH_DENY_WRITE = 1,
FWH_IMMUTABLE = 2,
FWH_DENY_READ = 4,
};
struct fwh_xxlock_thunk {
enum fwh_lock_state val;
flstate_t state;
};
#define FWH_XXLOCK_ONEBLOCK_LOCK ((struct fwh_xxlock_thunk){ FWH_DENY_WRITE, FL_LOCKING})
#define FWH_XXLOCK_ONEBLOCK_UNLOCK ((struct fwh_xxlock_thunk){ FWH_UNLOCKED, FL_UNLOCKING})
/*
* This locking/unlock is specific to firmware hub parts. Only one
* is known that supports the Intel command set. Firmware
* hub parts cannot be interleaved as they are on the LPC bus
* so this code has not been tested with interleaved chips,
* and will likely fail in that context.
*/
static int fwh_xxlock_oneblock(struct map_info *map, struct flchip *chip,
unsigned long adr, int len, void *thunk)
{
struct cfi_private *cfi = map->fldrv_priv;
struct fwh_xxlock_thunk *xxlt = (struct fwh_xxlock_thunk *)thunk;
int ret;
/* Refuse the operation if the we cannot look behind the chip */
if (chip->start < 0x400000) {
pr_debug( "MTD %s(): chip->start: %lx wanted >= 0x400000\n",
__func__, chip->start );
return -EIO;
}
/*
* lock block registers:
* - on 64k boundariesand
* - bit 1 set high
* - block lock registers are 4MiB lower - overflow subtract (danger)
*
* The address manipulation is first done on the logical address
* which is 0 at the start of the chip, and then the offset of
* the individual chip is addted to it. Any other order a weird
* map offset could cause problems.
*/
adr = (adr & ~0xffffUL) | 0x2;
adr += chip->start - 0x400000;
/*
* This is easy because these are writes to registers and not writes
* to flash memory - that means that we don't have to check status
* and timeout.
*/
mutex_lock(&chip->mutex);
ret = get_chip(map, chip, adr, FL_LOCKING);
if (ret) {
mutex_unlock(&chip->mutex);
return ret;
}
chip->oldstate = chip->state;
chip->state = xxlt->state;
map_write(map, CMD(xxlt->val), adr);
/* Done and happy. */
chip->state = chip->oldstate;
put_chip(map, chip, adr);
mutex_unlock(&chip->mutex);
return 0;
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
David Woodhouse | 176 | 90.26% | 1 | 20.00% |
Shashi Rao | 11 | 5.64% | 1 | 20.00% |
Stefani Seibold | 6 | 3.08% | 1 | 20.00% |
Thomas Gleixner | 1 | 0.51% | 1 | 20.00% |
Brian Norris | 1 | 0.51% | 1 | 20.00% |
Total | 195 | 100.00% | 5 | 100.00% |
static int fwh_lock_varsize(struct mtd_info *mtd, loff_t ofs, uint64_t len)
{
int ret;
ret = cfi_varsize_frob(mtd, fwh_xxlock_oneblock, ofs, len,
(void *)&FWH_XXLOCK_ONEBLOCK_LOCK);
return ret;
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
David Woodhouse | 42 | 97.67% | 1 | 50.00% |
Adrian Hunter | 1 | 2.33% | 1 | 50.00% |
Total | 43 | 100.00% | 2 | 100.00% |
static int fwh_unlock_varsize(struct mtd_info *mtd, loff_t ofs, uint64_t len)
{
int ret;
ret = cfi_varsize_frob(mtd, fwh_xxlock_oneblock, ofs, len,
(void *)&FWH_XXLOCK_ONEBLOCK_UNLOCK);
return ret;
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
David Woodhouse | 42 | 97.67% | 1 | 50.00% |
Adrian Hunter | 1 | 2.33% | 1 | 50.00% |
Total | 43 | 100.00% | 2 | 100.00% |
static void fixup_use_fwh_lock(struct mtd_info *mtd)
{
printk(KERN_NOTICE "using fwh lock/unlock method\n");
/* Setup for the chips with the fwh lock method */
mtd->_lock = fwh_lock_varsize;
mtd->_unlock = fwh_unlock_varsize;
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
David Woodhouse | 28 | 93.33% | 1 | 50.00% |
Artem B. Bityutskiy | 2 | 6.67% | 1 | 50.00% |
Total | 30 | 100.00% | 2 | 100.00% |
#endif /* FWH_LOCK_H */
Overall Contributors
Person | Tokens | Prop | Commits | CommitProp |
David Woodhouse | 338 | 93.63% | 1 | 14.29% |
Shashi Rao | 11 | 3.05% | 1 | 14.29% |
Stefani Seibold | 6 | 1.66% | 1 | 14.29% |
Artem B. Bityutskiy | 2 | 0.55% | 1 | 14.29% |
Adrian Hunter | 2 | 0.55% | 1 | 14.29% |
Brian Norris | 1 | 0.28% | 1 | 14.29% |
Thomas Gleixner | 1 | 0.28% | 1 | 14.29% |
Total | 361 | 100.00% | 7 | 100.00% |
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.