cregit-Linux how code gets into the kernel

Release 4.11 drivers/net/dsa/bcm_sf2.h

Directory: drivers/net/dsa
/*
 * Broadcom Starfighter2 private context
 *
 * Copyright (C) 2014, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 */

#ifndef __BCM_SF2_H

#define __BCM_SF2_H

#include <linux/platform_device.h>
#include <linux/kernel.h>
#include <linux/io.h>
#include <linux/spinlock.h>
#include <linux/mutex.h>
#include <linux/mii.h>
#include <linux/ethtool.h>
#include <linux/types.h>
#include <linux/bitops.h>
#include <linux/if_vlan.h>

#include <net/dsa.h>

#include "bcm_sf2_regs.h"
#include "b53/b53_priv.h"


struct bcm_sf2_hw_params {
	
u16	top_rev;
	
u16	core_rev;
	
u16	gphy_rev;
	
u32	num_gphy;
	
u8	num_acb_queue;
	
u8	num_rgmii;
	
u8	num_ports;
	
u8	fcb_pause_override:1;
	
u8	acb_packets_inflight:1;
};


#define BCM_SF2_REGS_NAME {\
        "core", "reg", "intrl2_0", "intrl2_1", "fcb", "acb" \
}


#define BCM_SF2_REGS_NUM	6


struct bcm_sf2_port_status {
	
unsigned int link;

	
struct ethtool_eee eee;
};


struct bcm_sf2_cfp_priv {
	/* Mutex protecting concurrent accesses to the CFP registers */
	
struct mutex lock;
	DECLARE_BITMAP(used, CFP_NUM_RULES);
	
unsigned int rules_cnt;
};


struct bcm_sf2_priv {
	/* Base registers, keep those in order with BCM_SF2_REGS_NAME */
	
void __iomem			*core;
	
void __iomem			*reg;
	
void __iomem			*intrl2_0;
	
void __iomem			*intrl2_1;
	
void __iomem			*fcb;
	
void __iomem			*acb;

	/* Register offsets indirection tables */
	
u32 				type;
	
const u16			*reg_offsets;
	
unsigned int			core_reg_align;

	/* spinlock protecting access to the indirect registers */
	
spinlock_t			indir_lock;

	
int				irq0;
	
int				irq1;
	
u32				irq0_stat;
	
u32				irq0_mask;
	
u32				irq1_stat;
	
u32				irq1_mask;

	/* Backing b53_device */
	
struct b53_device		*dev;

	/* Mutex protecting access to the MIB counters */
	
struct mutex			stats_mutex;

	
struct bcm_sf2_hw_params	hw_params;

	
struct bcm_sf2_port_status	port_sts[DSA_MAX_PORTS];

	/* Mask of ports enabled for Wake-on-LAN */
	
u32				wol_ports_mask;

	/* MoCA port location */
	
int				moca_port;

	/* Bitmask of ports having an integrated PHY */
	
unsigned int			int_phy_mask;

	/* Master and slave MDIO bus controller */
	
unsigned int			indir_phy_mask;
	
struct device_node		*master_mii_dn;
	
struct mii_bus			*slave_mii_bus;
	
struct mii_bus			*master_mii_bus;

	/* Bitmask of ports needing BRCM tags */
	
unsigned int			brcm_tag_mask;

	/* CFP rules context */
	
struct bcm_sf2_cfp_priv		cfp;
};


static inline struct bcm_sf2_priv *bcm_sf2_to_priv(struct dsa_switch *ds) { struct b53_device *dev = ds->priv; return dev->priv; }

Contributors

PersonTokensPropCommitsCommitProp
Florian Fainelli2692.86%150.00%
Vivien Didelot27.14%150.00%
Total28100.00%2100.00%


static inline u32 bcm_sf2_mangle_addr(struct bcm_sf2_priv *priv, u32 off) { return off << priv->core_reg_align; }

Contributors

PersonTokensPropCommitsCommitProp
Florian Fainelli22100.00%1100.00%
Total22100.00%1100.00%

#define SF2_IO_MACRO(name) \ static inline u32 name##_readl(struct bcm_sf2_priv *priv, u32 off) \ { \ return __raw_readl(priv->name + off); \ } \ static inline void name##_writel(struct bcm_sf2_priv *priv, \ u32 val, u32 off) \ { \ __raw_writel(val, priv->name + off); \ } \ /* Accesses to 64-bits register requires us to latch the hi/lo pairs * using the REG_DIR_DATA_{READ,WRITE} ancillary registers. The 'indir_lock' * spinlock is automatically grabbed and released to provide relative * atomiticy with latched reads/writes. */ #define SF2_IO64_MACRO(name) \ static inline u64 name##_readq(struct bcm_sf2_priv *priv, u32 off) \ { \ u32 indir, dir; \ spin_lock(&priv->indir_lock); \ dir = name##_readl(priv, off); \ indir = reg_readl(priv, REG_DIR_DATA_READ); \ spin_unlock(&priv->indir_lock); \ return (u64)indir << 32 | dir; \ } \ static inline void name##_writeq(struct bcm_sf2_priv *priv, u64 val, \ u32 off) \ { \ spin_lock(&priv->indir_lock); \ reg_writel(priv, upper_32_bits(val), REG_DIR_DATA_WRITE); \ name##_writel(priv, lower_32_bits(val), off); \ spin_unlock(&priv->indir_lock); \ } #define SWITCH_INTR_L2(which) \ static inline void intrl2_##which##_mask_clear(struct bcm_sf2_priv *priv, \ u32 mask) \ { \ priv->irq##which##_mask &= ~(mask); \ intrl2_##which##_writel(priv, mask, INTRL2_CPU_MASK_CLEAR); \ } \ static inline void intrl2_##which##_mask_set(struct bcm_sf2_priv *priv, \ u32 mask) \ { \ intrl2_## which##_writel(priv, mask, INTRL2_CPU_MASK_SET); \ priv->irq##which##_mask |= (mask); \ } \ static inline u32 core_readl(struct bcm_sf2_priv *priv, u32 off) { u32 tmp = bcm_sf2_mangle_addr(priv, off); return __raw_readl(priv->core + tmp); }
static inline void core_writel(struct bcm_sf2_priv *priv, u32 val, u32 off) { u32 tmp = bcm_sf2_mangle_addr(priv, off); __raw_writel(val, priv->core + tmp); }

Contributors

PersonTokensPropCommitsCommitProp
Florian Fainelli39100.00%1100.00%
Total39100.00%1100.00%


static inline u32 reg_readl(struct bcm_sf2_priv *priv, u16 off) { return __raw_readl(priv->reg + priv->reg_offsets[off]); }

Contributors

PersonTokensPropCommitsCommitProp
Florian Fainelli30100.00%1100.00%
Total30100.00%1100.00%


static inline void reg_writel(struct bcm_sf2_priv *priv, u32 val, u16 off) { __raw_writel(val, priv->reg + priv->reg_offsets[off]); }

Contributors

PersonTokensPropCommitsCommitProp
Florian Fainelli34100.00%2100.00%
Total34100.00%2100.00%

SF2_IO64_MACRO(core); SF2_IO_MACRO(intrl2_0); SF2_IO_MACRO(intrl2_1); SF2_IO_MACRO(fcb); SF2_IO_MACRO(acb); SWITCH_INTR_L2(0); SWITCH_INTR_L2(1); /* RXNFC */ int bcm_sf2_get_rxnfc(struct dsa_switch *ds, int port, struct ethtool_rxnfc *nfc, u32 *rule_locs); int bcm_sf2_set_rxnfc(struct dsa_switch *ds, int port, struct ethtool_rxnfc *nfc); int bcm_sf2_cfp_rst(struct bcm_sf2_priv *priv); #endif /* __BCM_SF2_H */

Overall Contributors

PersonTokensPropCommitsCommitProp
Florian Fainelli54599.63%1392.86%
Vivien Didelot20.37%17.14%
Total547100.00%14100.00%
Directory: drivers/net/dsa
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.
Created with cregit.