cregit-Linux how code gets into the kernel

Release 4.11 drivers/net/ethernet/apm/xgene/xgene_enet_xgmac.c

/* Applied Micro X-Gene SoC Ethernet Driver
 *
 * Copyright (c) 2014, Applied Micro Circuits Corporation
 * Authors: Iyappan Subramanian <isubramanian@apm.com>
 *          Keyur Chudgar <kchudgar@apm.com>
 *
 * This program is free software; you can redistribute  it and/or modify it
 * under  the terms of  the GNU General  Public License as published by the
 * Free Software Foundation;  either version 2 of the  License, or (at your
 * option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 */

#include <linux/of_gpio.h>
#include <linux/gpio.h>
#include "xgene_enet_main.h"
#include "xgene_enet_hw.h"
#include "xgene_enet_xgmac.h"


static void xgene_enet_wr_csr(struct xgene_enet_pdata *pdata, u32 offset, u32 val) { void __iomem *addr = pdata->eth_csr_addr + offset; iowrite32(val, addr); }

Contributors

PersonTokensPropCommitsCommitProp
Iyappan Subramanian35100.00%1100.00%
Total35100.00%1100.00%


static void xgene_enet_wr_ring_if(struct xgene_enet_pdata *pdata, u32 offset, u32 val) { void __iomem *addr = pdata->eth_ring_if_addr + offset; iowrite32(val, addr); }

Contributors

PersonTokensPropCommitsCommitProp
Iyappan Subramanian35100.00%1100.00%
Total35100.00%1100.00%


static void xgene_enet_wr_diag_csr(struct xgene_enet_pdata *pdata, u32 offset, u32 val) { void __iomem *addr = pdata->eth_diag_csr_addr + offset; iowrite32(val, addr); }

Contributors

PersonTokensPropCommitsCommitProp
Iyappan Subramanian35100.00%1100.00%
Total35100.00%1100.00%


static bool xgene_enet_wr_indirect(void __iomem *addr, void __iomem *wr, void __iomem *cmd, void __iomem *cmd_done, u32 wr_addr, u32 wr_data) { u32 done; u8 wait = 10; iowrite32(wr_addr, addr); iowrite32(wr_data, wr); iowrite32(XGENE_ENET_WR_CMD, cmd); /* wait for write command to complete */ while (!(done = ioread32(cmd_done)) && wait--) udelay(1); if (!done) return false; iowrite32(0, cmd); return true; }

Contributors

PersonTokensPropCommitsCommitProp
Iyappan Subramanian100100.00%1100.00%
Total100100.00%1100.00%


static void xgene_enet_wr_mac(struct xgene_enet_pdata *pdata, u32 wr_addr, u32 wr_data) { void __iomem *addr, *wr, *cmd, *cmd_done; addr = pdata->mcx_mac_addr + MAC_ADDR_REG_OFFSET; wr = pdata->mcx_mac_addr + MAC_WRITE_REG_OFFSET; cmd = pdata->mcx_mac_addr + MAC_COMMAND_REG_OFFSET; cmd_done = pdata->mcx_mac_addr + MAC_COMMAND_DONE_REG_OFFSET; if (!xgene_enet_wr_indirect(addr, wr, cmd, cmd_done, wr_addr, wr_data)) netdev_err(pdata->ndev, "MCX mac write failed, addr: %04x\n", wr_addr); }

Contributors

PersonTokensPropCommitsCommitProp
Iyappan Subramanian92100.00%1100.00%
Total92100.00%1100.00%


static void xgene_enet_wr_pcs(struct xgene_enet_pdata *pdata, u32 wr_addr, u32 wr_data) { void __iomem *addr, *wr, *cmd, *cmd_done; addr = pdata->pcs_addr + PCS_ADDR_REG_OFFSET; wr = pdata->pcs_addr + PCS_WRITE_REG_OFFSET; cmd = pdata->pcs_addr + PCS_COMMAND_REG_OFFSET; cmd_done = pdata->pcs_addr + PCS_COMMAND_DONE_REG_OFFSET; if (!xgene_enet_wr_indirect(addr, wr, cmd, cmd_done, wr_addr, wr_data)) netdev_err(pdata->ndev, "PCS write failed, addr: %04x\n", wr_addr); }

Contributors

PersonTokensPropCommitsCommitProp
Iyappan Subramanian92100.00%1100.00%
Total92100.00%1100.00%


static void xgene_enet_wr_axg_csr(struct xgene_enet_pdata *pdata, u32 offset, u32 val) { void __iomem *addr = pdata->mcx_mac_csr_addr + offset; iowrite32(val, addr); }

Contributors

PersonTokensPropCommitsCommitProp
Iyappan Subramanian35100.00%1100.00%
Total35100.00%1100.00%


static void xgene_enet_rd_csr(struct xgene_enet_pdata *pdata, u32 offset, u32 *val) { void __iomem *addr = pdata->eth_csr_addr + offset; *val = ioread32(addr); }

Contributors

PersonTokensPropCommitsCommitProp
Iyappan Subramanian37100.00%1100.00%
Total37100.00%1100.00%


static void xgene_enet_rd_diag_csr(struct xgene_enet_pdata *pdata, u32 offset, u32 *val) { void __iomem *addr = pdata->eth_diag_csr_addr + offset; *val = ioread32(addr); }

Contributors

PersonTokensPropCommitsCommitProp
Iyappan Subramanian37100.00%1100.00%
Total37100.00%1100.00%


static bool xgene_enet_rd_indirect(void __iomem *addr, void __iomem *rd, void __iomem *cmd, void __iomem *cmd_done, u32 rd_addr, u32 *rd_data) { u32 done; u8 wait = 10; iowrite32(rd_addr, addr); iowrite32(XGENE_ENET_RD_CMD, cmd); /* wait for read command to complete */ while (!(done = ioread32(cmd_done)) && wait--) udelay(1); if (!done) return false; *rd_data = ioread32(rd); iowrite32(0, cmd); return true; }

Contributors

PersonTokensPropCommitsCommitProp
Iyappan Subramanian102100.00%1100.00%
Total102100.00%1100.00%


static void xgene_enet_rd_mac(struct xgene_enet_pdata *pdata, u32 rd_addr, u32 *rd_data) { void __iomem *addr, *rd, *cmd, *cmd_done; addr = pdata->mcx_mac_addr + MAC_ADDR_REG_OFFSET; rd = pdata->mcx_mac_addr + MAC_READ_REG_OFFSET; cmd = pdata->mcx_mac_addr + MAC_COMMAND_REG_OFFSET; cmd_done = pdata->mcx_mac_addr + MAC_COMMAND_DONE_REG_OFFSET; if (!xgene_enet_rd_indirect(addr, rd, cmd, cmd_done, rd_addr, rd_data)) netdev_err(pdata->ndev, "MCX mac read failed, addr: %04x\n", rd_addr); }

Contributors

PersonTokensPropCommitsCommitProp
Iyappan Subramanian93100.00%1100.00%
Total93100.00%1100.00%


static bool xgene_enet_rd_pcs(struct xgene_enet_pdata *pdata, u32 rd_addr, u32 *rd_data) { void __iomem *addr, *rd, *cmd, *cmd_done; bool success; addr = pdata->pcs_addr + PCS_ADDR_REG_OFFSET; rd = pdata->pcs_addr + PCS_READ_REG_OFFSET; cmd = pdata->pcs_addr + PCS_COMMAND_REG_OFFSET; cmd_done = pdata->pcs_addr + PCS_COMMAND_DONE_REG_OFFSET; success = xgene_enet_rd_indirect(addr, rd, cmd, cmd_done, rd_addr, rd_data); if (!success) netdev_err(pdata->ndev, "PCS read failed, addr: %04x\n", rd_addr); return success; }

Contributors

PersonTokensPropCommitsCommitProp
Iyappan Subramanian8986.41%150.00%
Arnd Bergmann1413.59%150.00%
Total103100.00%2100.00%


static void xgene_enet_rd_axg_csr(struct xgene_enet_pdata *pdata, u32 offset, u32 *val) { void __iomem *addr = pdata->mcx_mac_csr_addr + offset; *val = ioread32(addr); }

Contributors

PersonTokensPropCommitsCommitProp
Iyappan Subramanian37100.00%1100.00%
Total37100.00%1100.00%


static int xgene_enet_ecc_init(struct xgene_enet_pdata *pdata) { struct net_device *ndev = pdata->ndev; u32 data; u8 wait = 10; xgene_enet_wr_diag_csr(pdata, ENET_CFG_MEM_RAM_SHUTDOWN_ADDR, 0x0); do { usleep_range(100, 110); xgene_enet_rd_diag_csr(pdata, ENET_BLOCK_MEM_RDY_ADDR, &data); } while ((data != 0xffffffff) && wait--); if (data != 0xffffffff) { netdev_err(ndev, "Failed to release memory from shutdown\n"); return -ENODEV; } return 0; }

Contributors

PersonTokensPropCommitsCommitProp
Iyappan Subramanian91100.00%1100.00%
Total91100.00%1100.00%


static void xgene_enet_config_ring_if_assoc(struct xgene_enet_pdata *pdata) { xgene_enet_wr_ring_if(pdata, ENET_CFGSSQMIWQASSOC_ADDR, 0); xgene_enet_wr_ring_if(pdata, ENET_CFGSSQMIFPQASSOC_ADDR, 0); xgene_enet_wr_ring_if(pdata, ENET_CFGSSQMIQMLITEWQASSOC_ADDR, 0); xgene_enet_wr_ring_if(pdata, ENET_CFGSSQMIQMLITEFPQASSOC_ADDR, 0); }

Contributors

PersonTokensPropCommitsCommitProp
Iyappan Subramanian47100.00%1100.00%
Total47100.00%1100.00%


static void xgene_xgmac_reset(struct xgene_enet_pdata *pdata) { xgene_enet_wr_mac(pdata, AXGMAC_CONFIG_0, HSTMACRST); xgene_enet_wr_mac(pdata, AXGMAC_CONFIG_0, 0); }

Contributors

PersonTokensPropCommitsCommitProp
Iyappan Subramanian29100.00%1100.00%
Total29100.00%1100.00%


static void xgene_pcs_reset(struct xgene_enet_pdata *pdata) { u32 data; if (!xgene_enet_rd_pcs(pdata, PCS_CONTROL_1, &data)) return; xgene_enet_wr_pcs(pdata, PCS_CONTROL_1, data | PCS_CTRL_PCS_RST); xgene_enet_wr_pcs(pdata, PCS_CONTROL_1, data & ~PCS_CTRL_PCS_RST); }

Contributors

PersonTokensPropCommitsCommitProp
Iyappan Subramanian4690.20%150.00%
Arnd Bergmann59.80%150.00%
Total51100.00%2100.00%


static void xgene_xgmac_set_mac_addr(struct xgene_enet_pdata *pdata) { u32 addr0, addr1; u8 *dev_addr = pdata->ndev->dev_addr; addr0 = (dev_addr[3] << 24) | (dev_addr[2] << 16) | (dev_addr[1] << 8) | dev_addr[0]; addr1 = (dev_addr[5] << 24) | (dev_addr[4] << 16); xgene_enet_wr_mac(pdata, HSTMACADR_LSW_ADDR, addr0); xgene_enet_wr_mac(pdata, HSTMACADR_MSW_ADDR, addr1); }

Contributors

PersonTokensPropCommitsCommitProp
Iyappan Subramanian98100.00%1100.00%
Total98100.00%1100.00%


static void xgene_xgmac_set_mss(struct xgene_enet_pdata *pdata, u16 mss, u8 index) { u8 offset; u32 data; offset = (index < 2) ? 0 : 4; xgene_enet_rd_csr(pdata, XG_TSIF_MSS_REG0_ADDR + offset, &data); if (!(index & 0x1)) data = SET_VAL(TSO_MSS1, data >> TSO_MSS1_POS) | SET_VAL(TSO_MSS0, mss); else data = SET_VAL(TSO_MSS1, mss) | SET_VAL(TSO_MSS0, data); xgene_enet_wr_csr(pdata, XG_TSIF_MSS_REG0_ADDR + offset, data); }

Contributors

PersonTokensPropCommitsCommitProp
Iyappan Subramanian102100.00%2100.00%
Total102100.00%2100.00%


static void xgene_xgmac_set_frame_size(struct xgene_enet_pdata *pdata, int size) { xgene_enet_wr_mac(pdata, HSTMAXFRAME_LENGTH_ADDR, ((((size + 2) >> 2) << 16) | size)); }

Contributors

PersonTokensPropCommitsCommitProp
Iyappan Subramanian39100.00%1100.00%
Total39100.00%1100.00%


static u32 xgene_enet_link_status(struct xgene_enet_pdata *pdata) { u32 data; xgene_enet_rd_csr(pdata, XG_LINK_STATUS_ADDR, &data); return data; }

Contributors

PersonTokensPropCommitsCommitProp
Iyappan Subramanian27100.00%1100.00%
Total27100.00%1100.00%


static void xgene_xgmac_enable_tx_pause(struct xgene_enet_pdata *pdata, bool enable) { u32 data; xgene_enet_rd_axg_csr(pdata, XGENET_CSR_ECM_CFG_0_ADDR, &data); if (enable) data |= MULTI_DPF_AUTOCTRL | PAUSE_XON_EN; else data &= ~(MULTI_DPF_AUTOCTRL | PAUSE_XON_EN); xgene_enet_wr_axg_csr(pdata, XGENET_CSR_ECM_CFG_0_ADDR, data); }

Contributors

PersonTokensPropCommitsCommitProp
Iyappan Subramanian56100.00%1100.00%
Total56100.00%1100.00%


static void xgene_xgmac_flowctl_tx(struct xgene_enet_pdata *pdata, bool enable) { u32 data; xgene_enet_rd_mac(pdata, AXGMAC_CONFIG_1, &data); if (enable) data |= HSTTCTLEN; else data &= ~HSTTCTLEN; xgene_enet_wr_mac(pdata, AXGMAC_CONFIG_1, data); pdata->mac_ops->enable_tx_pause(pdata, enable); }

Contributors

PersonTokensPropCommitsCommitProp
Iyappan Subramanian61100.00%1100.00%
Total61100.00%1100.00%


static void xgene_xgmac_flowctl_rx(struct xgene_enet_pdata *pdata, bool enable) { u32 data; xgene_enet_rd_mac(pdata, AXGMAC_CONFIG_1, &data); if (enable) data |= HSTRCTLEN; else data &= ~HSTRCTLEN; xgene_enet_wr_mac(pdata, AXGMAC_CONFIG_1, data); }

Contributors

PersonTokensPropCommitsCommitProp
Iyappan Subramanian50100.00%1100.00%
Total50100.00%1100.00%


static void xgene_xgmac_init(struct xgene_enet_pdata *pdata) { u32 data; xgene_xgmac_reset(pdata); xgene_enet_rd_mac(pdata, AXGMAC_CONFIG_1, &data); data |= HSTPPEN; data &= ~HSTLENCHK; xgene_enet_wr_mac(pdata, AXGMAC_CONFIG_1, data); xgene_xgmac_set_mac_addr(pdata); xgene_enet_rd_csr(pdata, XG_RSIF_CONFIG_REG_ADDR, &data); data |= CFG_RSIF_FPBUFF_TIMEOUT_EN; xgene_enet_wr_csr(pdata, XG_RSIF_CONFIG_REG_ADDR, data); xgene_enet_rd_csr(pdata, XG_ENET_SPARE_CFG_REG_ADDR, &data); data |= BIT(12); xgene_enet_wr_csr(pdata, XG_ENET_SPARE_CFG_REG_ADDR, data); xgene_enet_wr_csr(pdata, XG_ENET_SPARE_CFG_REG_1_ADDR, 0x82); xgene_enet_wr_csr(pdata, XGENET_RX_DV_GATE_REG_0_ADDR, 0); xgene_enet_wr_csr(pdata, XG_CFG_BYPASS_ADDR, RESUME_TX); /* Configure HW pause frame generation */ xgene_enet_rd_axg_csr(pdata, XGENET_CSR_MULTI_DPF0_ADDR, &data); data = (DEF_QUANTA << 16) | (data & 0xFFFF); xgene_enet_wr_axg_csr(pdata, XGENET_CSR_MULTI_DPF0_ADDR, data); if (pdata->enet_id != XGENE_ENET1) { xgene_enet_rd_axg_csr(pdata, XGENET_CSR_MULTI_DPF1_ADDR, &data); data = (NORM_PAUSE_OPCODE << 16) | (data & 0xFFFF); xgene_enet_wr_axg_csr(pdata, XGENET_CSR_MULTI_DPF1_ADDR, data); } data = (XG_DEF_PAUSE_OFF_THRES << 16) | XG_DEF_PAUSE_THRES; xgene_enet_wr_csr(pdata, XG_RXBUF_PAUSE_THRESH, data); xgene_xgmac_flowctl_tx(pdata, pdata->tx_pause); xgene_xgmac_flowctl_rx(pdata, pdata->rx_pause); }

Contributors

PersonTokensPropCommitsCommitProp
Iyappan Subramanian242100.00%4100.00%
Total242100.00%4100.00%


static void xgene_xgmac_rx_enable(struct xgene_enet_pdata *pdata) { u32 data; xgene_enet_rd_mac(pdata, AXGMAC_CONFIG_1, &data); xgene_enet_wr_mac(pdata, AXGMAC_CONFIG_1, data | HSTRFEN); }

Contributors

PersonTokensPropCommitsCommitProp
Iyappan Subramanian35100.00%1100.00%
Total35100.00%1100.00%


static void xgene_xgmac_tx_enable(struct xgene_enet_pdata *pdata) { u32 data; xgene_enet_rd_mac(pdata, AXGMAC_CONFIG_1, &data); xgene_enet_wr_mac(pdata, AXGMAC_CONFIG_1, data | HSTTFEN); }

Contributors

PersonTokensPropCommitsCommitProp
Iyappan Subramanian35100.00%1100.00%
Total35100.00%1100.00%


static void xgene_xgmac_rx_disable(struct xgene_enet_pdata *pdata) { u32 data; xgene_enet_rd_mac(pdata, AXGMAC_CONFIG_1, &data); xgene_enet_wr_mac(pdata, AXGMAC_CONFIG_1, data & ~HSTRFEN); }

Contributors

PersonTokensPropCommitsCommitProp
Iyappan Subramanian36100.00%1100.00%
Total36100.00%1100.00%


static void xgene_xgmac_tx_disable(struct xgene_enet_pdata *pdata) { u32 data; xgene_enet_rd_mac(pdata, AXGMAC_CONFIG_1, &data); xgene_enet_wr_mac(pdata, AXGMAC_CONFIG_1, data & ~HSTTFEN); }

Contributors

PersonTokensPropCommitsCommitProp
Iyappan Subramanian36100.00%1100.00%
Total36100.00%1100.00%


static int xgene_enet_reset(struct xgene_enet_pdata *pdata) { struct device *dev = &pdata->pdev->dev; if (!xgene_ring_mgr_init(pdata)) return -ENODEV; if (dev->of_node) { clk_prepare_enable(pdata->clk); udelay(5); clk_disable_unprepare(pdata->clk); udelay(5); clk_prepare_enable(pdata->clk); udelay(5); } else { #ifdef CONFIG_ACPI if (acpi_has_method(ACPI_HANDLE(&pdata->pdev->dev), "_RST")) { acpi_evaluate_object(ACPI_HANDLE(&pdata->pdev->dev), "_RST", NULL, NULL); } else if (acpi_has_method(ACPI_HANDLE(&pdata->pdev->dev), "_INI")) { acpi_evaluate_object(ACPI_HANDLE(&pdata->pdev->dev), "_INI", NULL, NULL); } #endif } xgene_enet_ecc_init(pdata); xgene_enet_config_ring_if_assoc(pdata); return 0; }

Contributors

PersonTokensPropCommitsCommitProp
Iyappan Subramanian17196.61%375.00%
Suman Tripathi63.39%125.00%
Total177100.00%4100.00%


static void xgene_enet_xgcle_bypass(struct xgene_enet_pdata *pdata, u32 dst_ring_num, u16 bufpool_id, u16 nxtbufpool_id) { u32 cb, fpsel, nxtfpsel; xgene_enet_rd_csr(pdata, XCLE_BYPASS_REG0_ADDR, &cb); cb |= CFG_CLE_BYPASS_EN0; CFG_CLE_IP_PROTOCOL0_SET(&cb, 3); xgene_enet_wr_csr(pdata, XCLE_BYPASS_REG0_ADDR, cb); fpsel = xgene_enet_get_fpsel(bufpool_id); nxtfpsel = xgene_enet_get_fpsel(nxtbufpool_id); xgene_enet_rd_csr(pdata, XCLE_BYPASS_REG1_ADDR, &cb); CFG_CLE_DSTQID0_SET(&cb, dst_ring_num); CFG_CLE_FPSEL0_SET(&cb, fpsel); CFG_CLE_NXTFPSEL0_SET(&cb, nxtfpsel); xgene_enet_wr_csr(pdata, XCLE_BYPASS_REG1_ADDR, cb); pr_info("+ cle_bypass: fpsel: %d nxtfpsel: %d\n", fpsel, nxtfpsel); }

Contributors

PersonTokensPropCommitsCommitProp
Iyappan Subramanian124100.00%4100.00%
Total124100.00%4100.00%


static void xgene_enet_shutdown(struct xgene_enet_pdata *pdata) { struct device *dev = &pdata->pdev->dev; struct xgene_enet_desc_ring *ring; u32 pb; int i; pb = 0; for (i = 0; i < pdata->rxq_cnt; i++) { ring = pdata->rx_ring[i]->buf_pool; pb |= BIT(xgene_enet_get_fpsel(ring->id)); ring = pdata->rx_ring[i]->page_pool; if (ring) pb |= BIT(xgene_enet_get_fpsel(ring->id)); } xgene_enet_wr_ring_if(pdata, ENET_CFGSSQMIFPRESET_ADDR, pb); pb = 0; for (i = 0; i < pdata->txq_cnt; i++) { ring = pdata->tx_ring[i]; pb |= BIT(xgene_enet_ring_bufnum(ring->id)); } xgene_enet_wr_ring_if(pdata, ENET_CFGSSQMIWQRESET_ADDR, pb); if (dev->of_node) { if (!IS_ERR(pdata->clk)) clk_disable_unprepare(pdata->clk); } }

Contributors

PersonTokensPropCommitsCommitProp
Iyappan Subramanian190100.00%5100.00%
Total190100.00%5100.00%


static void xgene_enet_clear(struct xgene_enet_pdata *pdata, struct xgene_enet_desc_ring *ring) { u32 addr, data; if (xgene_enet_is_bufpool(ring->id)) { addr = ENET_CFGSSQMIFPRESET_ADDR; data = BIT(xgene_enet_get_fpsel(ring->id)); } else { addr = ENET_CFGSSQMIWQRESET_ADDR; data = BIT(xgene_enet_ring_bufnum(ring->id)); } xgene_enet_wr_ring_if(pdata, addr, data); }

Contributors

PersonTokensPropCommitsCommitProp
Iyappan Subramanian7092.11%375.00%
Suman Tripathi67.89%125.00%
Total76100.00%4100.00%


static int xgene_enet_gpio_lookup(struct xgene_enet_pdata *pdata) { struct device *dev = &pdata->pdev->dev; pdata->sfp_rdy = gpiod_get(dev, "rxlos", GPIOD_IN); if (IS_ERR(pdata->sfp_rdy)) pdata->sfp_rdy = gpiod_get(dev, "sfp", GPIOD_IN); if (IS_ERR(pdata->sfp_rdy)) return -ENODEV; return 0; }

Contributors

PersonTokensPropCommitsCommitProp
Iyappan Subramanian74100.00%1100.00%
Total74100.00%1100.00%


static void xgene_enet_link_state(struct work_struct *work) { struct xgene_enet_pdata *pdata = container_of(to_delayed_work(work), struct xgene_enet_pdata, link_work); struct net_device *ndev = pdata->ndev; u32 link_status, poll_interval; link_status = xgene_enet_link_status(pdata); if (pdata->sfp_gpio_en && link_status && (!IS_ERR(pdata->sfp_rdy) || !xgene_enet_gpio_lookup(pdata)) && !gpiod_get_value(pdata->sfp_rdy)) link_status = 0; if (link_status) { if (!netif_carrier_ok(ndev)) { netif_carrier_on(ndev); xgene_xgmac_rx_enable(pdata); xgene_xgmac_tx_enable(pdata); netdev_info(ndev, "Link is Up - 10Gbps\n"); } poll_interval = PHY_POLL_LINK_ON; } else { if (netif_carrier_ok(ndev)) { xgene_xgmac_rx_disable(pdata); xgene_xgmac_tx_disable(pdata); netif_carrier_off(ndev); netdev_info(ndev, "Link is Down\n"); } poll_interval = PHY_POLL_LINK_OFF; xgene_pcs_reset(pdata); } schedule_delayed_work(&pdata->link_work, poll_interval); }

Contributors

PersonTokensPropCommitsCommitProp
Iyappan Subramanian181100.00%5100.00%
Total181100.00%5100.00%

const struct xgene_mac_ops xgene_xgmac_ops = { .init = xgene_xgmac_init, .reset = xgene_xgmac_reset, .rx_enable = xgene_xgmac_rx_enable, .tx_enable = xgene_xgmac_tx_enable, .rx_disable = xgene_xgmac_rx_disable, .tx_disable = xgene_xgmac_tx_disable, .set_mac_addr = xgene_xgmac_set_mac_addr, .set_framesize = xgene_xgmac_set_frame_size, .set_mss = xgene_xgmac_set_mss, .link_state = xgene_enet_link_state, .enable_tx_pause = xgene_xgmac_enable_tx_pause, .flowctl_rx = xgene_xgmac_flowctl_rx, .flowctl_tx = xgene_xgmac_flowctl_tx }; const struct xgene_port_ops xgene_xgport_ops = { .reset = xgene_enet_reset, .clear = xgene_enet_clear, .cle_bypass = xgene_enet_xgcle_bypass, .shutdown = xgene_enet_shutdown, };

Overall Contributors

PersonTokensPropCommitsCommitProp
Iyappan Subramanian277298.82%1785.00%
Arnd Bergmann190.68%15.00%
Suman Tripathi120.43%15.00%
Julia Lawall20.07%15.00%
Total2805100.00%20100.00%
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.
Created with cregit.