cregit-Linux how code gets into the kernel

Release 4.11 drivers/spmi/spmi-pmic-arb.c

Directory: drivers/spmi
/*
 * Copyright (c) 2012-2015, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */
#include <linux/bitmap.h>
#include <linux/delay.h>
#include <linux/err.h>
#include <linux/interrupt.h>
#include <linux/io.h>
#include <linux/irqchip/chained_irq.h>
#include <linux/irqdomain.h>
#include <linux/irq.h>
#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/of.h>
#include <linux/platform_device.h>
#include <linux/slab.h>
#include <linux/spmi.h>

/* PMIC Arbiter configuration registers */

#define PMIC_ARB_VERSION		0x0000

#define PMIC_ARB_VERSION_V2_MIN		0x20010000

#define PMIC_ARB_INT_EN			0x0004

/* PMIC Arbiter channel registers offsets */

#define PMIC_ARB_CMD			0x00

#define PMIC_ARB_CONFIG			0x04

#define PMIC_ARB_STATUS			0x08

#define PMIC_ARB_WDATA0			0x10

#define PMIC_ARB_WDATA1			0x14

#define PMIC_ARB_RDATA0			0x18

#define PMIC_ARB_RDATA1			0x1C

#define PMIC_ARB_REG_CHNL(N)		(0x800 + 0x4 * (N))

/* Mapping Table */

#define SPMI_MAPPING_TABLE_REG(N)	(0x0B00 + (4 * (N)))

#define SPMI_MAPPING_BIT_INDEX(X)	(((X) >> 18) & 0xF)

#define SPMI_MAPPING_BIT_IS_0_FLAG(X)	(((X) >> 17) & 0x1)

#define SPMI_MAPPING_BIT_IS_0_RESULT(X)	(((X) >> 9) & 0xFF)

#define SPMI_MAPPING_BIT_IS_1_FLAG(X)	(((X) >> 8) & 0x1)

#define SPMI_MAPPING_BIT_IS_1_RESULT(X)	(((X) >> 0) & 0xFF)


#define SPMI_MAPPING_TABLE_TREE_DEPTH	16	
/* Maximum of 16-bits */

#define PMIC_ARB_MAX_PPID		BIT(12) 
/* PPID is 12bit */

#define PMIC_ARB_CHAN_VALID		BIT(15)

/* Ownership Table */

#define SPMI_OWNERSHIP_TABLE_REG(N)	(0x0700 + (4 * (N)))

#define SPMI_OWNERSHIP_PERIPH2OWNER(X)	((X) & 0x7)

/* Channel Status fields */

enum pmic_arb_chnl_status {
	
PMIC_ARB_STATUS_DONE	= (1 << 0),
	
PMIC_ARB_STATUS_FAILURE	= (1 << 1),
	
PMIC_ARB_STATUS_DENIED	= (1 << 2),
	
PMIC_ARB_STATUS_DROPPED	= (1 << 3),
};

/* Command register fields */

#define PMIC_ARB_CMD_MAX_BYTE_COUNT	8

/* Command Opcodes */

enum pmic_arb_cmd_op_code {
	
PMIC_ARB_OP_EXT_WRITEL = 0,
	
PMIC_ARB_OP_EXT_READL = 1,
	
PMIC_ARB_OP_EXT_WRITE = 2,
	
PMIC_ARB_OP_RESET = 3,
	
PMIC_ARB_OP_SLEEP = 4,
	
PMIC_ARB_OP_SHUTDOWN = 5,
	
PMIC_ARB_OP_WAKEUP = 6,
	
PMIC_ARB_OP_AUTHENTICATE = 7,
	
PMIC_ARB_OP_MSTR_READ = 8,
	
PMIC_ARB_OP_MSTR_WRITE = 9,
	
PMIC_ARB_OP_EXT_READ = 13,
	
PMIC_ARB_OP_WRITE = 14,
	
PMIC_ARB_OP_READ = 15,
	
PMIC_ARB_OP_ZERO_WRITE = 16,
};

/* Maximum number of support PMIC peripherals */

#define PMIC_ARB_MAX_PERIPHS		512

#define PMIC_ARB_TIMEOUT_US		100

#define PMIC_ARB_MAX_TRANS_BYTES	(8)


#define PMIC_ARB_APID_MASK		0xFF

#define PMIC_ARB_PPID_MASK		0xFFF

/* interrupt enable bit */

#define SPMI_PIC_ACC_ENABLE_BIT		BIT(0)

struct pmic_arb_ver_ops;

/**
 * spmi_pmic_arb_dev - SPMI PMIC Arbiter object
 *
 * @rd_base:            on v1 "core", on v2 "observer" register base off DT.
 * @wr_base:            on v1 "core", on v2 "chnls"    register base off DT.
 * @intr:               address of the SPMI interrupt control registers.
 * @cnfg:               address of the PMIC Arbiter configuration registers.
 * @lock:               lock to synchronize accesses.
 * @channel:            execution environment channel to use for accesses.
 * @irq:                PMIC ARB interrupt.
 * @ee:                 the current Execution Environment
 * @min_apid:           minimum APID (used for bounding IRQ search)
 * @max_apid:           maximum APID
 * @mapping_table:      in-memory copy of PPID -> APID mapping table.
 * @domain:             irq domain object for PMIC IRQ domain
 * @spmic:              SPMI controller object
 * @apid_to_ppid:       in-memory copy of APID -> PPID mapping table.
 * @ver_ops:            version dependent operations.
 * @ppid_to_chan        in-memory copy of PPID -> channel (APID) mapping table.
 *                      v2 only.
 */

struct spmi_pmic_arb_dev {
	
void __iomem		*rd_base;
	
void __iomem		*wr_base;
	
void __iomem		*intr;
	
void __iomem		*cnfg;
	
void __iomem		*core;
	
resource_size_t		core_size;
	
raw_spinlock_t		lock;
	
u8			channel;
	
int			irq;
	
u8			ee;
	
u16			min_apid;
	
u16			max_apid;
	
u32			*mapping_table;
	DECLARE_BITMAP(mapping_table_valid, PMIC_ARB_MAX_PERIPHS);
	
struct irq_domain	*domain;
	
struct spmi_controller	*spmic;
	
u16			*apid_to_ppid;
	
const struct pmic_arb_ver_ops *ver_ops;
	
u16			*ppid_to_chan;
	
u16			last_channel;
};

/**
 * pmic_arb_ver: version dependent functionality.
 *
 * @non_data_cmd:       on v1 issues an spmi non-data command.
 *                      on v2 no HW support, returns -EOPNOTSUPP.
 * @offset:             on v1 offset of per-ee channel.
 *                      on v2 offset of per-ee and per-ppid channel.
 * @fmt_cmd:            formats a GENI/SPMI command.
 * @owner_acc_status:   on v1 offset of PMIC_ARB_SPMI_PIC_OWNERm_ACC_STATUSn
 *                      on v2 offset of SPMI_PIC_OWNERm_ACC_STATUSn.
 * @acc_enable:         on v1 offset of PMIC_ARB_SPMI_PIC_ACC_ENABLEn
 *                      on v2 offset of SPMI_PIC_ACC_ENABLEn.
 * @irq_status:         on v1 offset of PMIC_ARB_SPMI_PIC_IRQ_STATUSn
 *                      on v2 offset of SPMI_PIC_IRQ_STATUSn.
 * @irq_clear:          on v1 offset of PMIC_ARB_SPMI_PIC_IRQ_CLEARn
 *                      on v2 offset of SPMI_PIC_IRQ_CLEARn.
 */

struct pmic_arb_ver_ops {
	/* spmi commands (read_cmd, write_cmd, cmd) functionality */
	
int (*offset)(struct spmi_pmic_arb_dev *dev, u8 sid, u16 addr,
		      u32 *offset);
	
u32 (*fmt_cmd)(u8 opc, u8 sid, u16 addr, u8 bc);
	
int (*non_data_cmd)(struct spmi_controller *ctrl, u8 opc, u8 sid);
	/* Interrupts controller functionality (offset of PIC registers) */
	
u32 (*owner_acc_status)(u8 m, u8 n);
	
u32 (*acc_enable)(u8 n);
	
u32 (*irq_status)(u8 n);
	
u32 (*irq_clear)(u8 n);
};


static inline void pmic_arb_base_write(struct spmi_pmic_arb_dev *dev, u32 offset, u32 val) { writel_relaxed(val, dev->wr_base + offset); }

Contributors

PersonTokensPropCommitsCommitProp
Kenneth Heitke2379.31%150.00%
Gilad Avidov620.69%150.00%
Total29100.00%2100.00%


static inline void pmic_arb_set_rd_cmd(struct spmi_pmic_arb_dev *dev, u32 offset, u32 val) { writel_relaxed(val, dev->rd_base + offset); }

Contributors

PersonTokensPropCommitsCommitProp
Gilad Avidov2482.76%150.00%
Kenneth Heitke517.24%150.00%
Total29100.00%2100.00%

/** * pa_read_data: reads pmic-arb's register and copy 1..4 bytes to buf * @bc: byte count -1. range: 0..3 * @reg: register's address * @buf: output parameter, length must be bc + 1 */
static void pa_read_data(struct spmi_pmic_arb_dev *dev, u8 *buf, u32 reg, u8 bc) { u32 data = __raw_readl(dev->rd_base + reg); memcpy(buf, &data, (bc & 3) + 1); }

Contributors

PersonTokensPropCommitsCommitProp
Kenneth Heitke4591.84%150.00%
Stephen Boyd48.16%150.00%
Total49100.00%2100.00%

/** * pa_write_data: write 1..4 bytes from buf to pmic-arb's register * @bc: byte-count -1. range: 0..3. * @reg: register's address. * @buf: buffer to write. length must be bc + 1. */
static void pa_write_data(struct spmi_pmic_arb_dev *dev, const u8 *buf, u32 reg, u8 bc) { u32 data = 0; memcpy(&data, buf, (bc & 3) + 1); __raw_writel(data, dev->wr_base + reg); }

Contributors

PersonTokensPropCommitsCommitProp
Kenneth Heitke4888.89%150.00%
Stephen Boyd611.11%150.00%
Total54100.00%2100.00%


static int pmic_arb_wait_for_done(struct spmi_controller *ctrl, void __iomem *base, u8 sid, u16 addr) { struct spmi_pmic_arb_dev *dev = spmi_controller_get_drvdata(ctrl); u32 status = 0; u32 timeout = PMIC_ARB_TIMEOUT_US; u32 offset; int rc; rc = dev->ver_ops->offset(dev, sid, addr, &offset); if (rc) return rc; offset += PMIC_ARB_STATUS; while (timeout--) { status = readl_relaxed(base + offset); if (status & PMIC_ARB_STATUS_DONE) { if (status & PMIC_ARB_STATUS_DENIED) { dev_err(&ctrl->dev, "%s: transaction denied (0x%x)\n", __func__, status); return -EPERM; } if (status & PMIC_ARB_STATUS_FAILURE) { dev_err(&ctrl->dev, "%s: transaction failed (0x%x)\n", __func__, status); return -EIO; } if (status & PMIC_ARB_STATUS_DROPPED) { dev_err(&ctrl->dev, "%s: transaction dropped (0x%x)\n", __func__, status); return -EIO; } return 0; } udelay(1); } dev_err(&ctrl->dev, "%s: timeout, status 0x%x\n", __func__, status); return -ETIMEDOUT; }

Contributors

PersonTokensPropCommitsCommitProp
Kenneth Heitke16178.54%133.33%
Gilad Avidov2411.71%133.33%
Stephen Boyd209.76%133.33%
Total205100.00%3100.00%


static int pmic_arb_non_data_cmd_v1(struct spmi_controller *ctrl, u8 opc, u8 sid) { struct spmi_pmic_arb_dev *pmic_arb = spmi_controller_get_drvdata(ctrl); unsigned long flags; u32 cmd; int rc; u32 offset; rc = pmic_arb->ver_ops->offset(pmic_arb, sid, 0, &offset); if (rc) return rc; cmd = ((opc | 0x40) << 27) | ((sid & 0xf) << 20); raw_spin_lock_irqsave(&pmic_arb->lock, flags); pmic_arb_base_write(pmic_arb, offset + PMIC_ARB_CMD, cmd); rc = pmic_arb_wait_for_done(ctrl, pmic_arb->wr_base, sid, 0); raw_spin_unlock_irqrestore(&pmic_arb->lock, flags); return rc; }

Contributors

PersonTokensPropCommitsCommitProp
Kenneth Heitke9771.32%133.33%
Gilad Avidov2518.38%133.33%
Stephen Boyd1410.29%133.33%
Total136100.00%3100.00%


static int pmic_arb_non_data_cmd_v2(struct spmi_controller *ctrl, u8 opc, u8 sid) { return -EOPNOTSUPP; }

Contributors

PersonTokensPropCommitsCommitProp
Gilad Avidov21100.00%1100.00%
Total21100.00%1100.00%

/* Non-data command */
static int pmic_arb_cmd(struct spmi_controller *ctrl, u8 opc, u8 sid) { struct spmi_pmic_arb_dev *pmic_arb = spmi_controller_get_drvdata(ctrl); dev_dbg(&ctrl->dev, "cmd op:0x%x sid:%d\n", opc, sid); /* Check for valid non-data command */ if (opc < SPMI_CMD_RESET || opc > SPMI_CMD_WAKEUP) return -EINVAL; return pmic_arb->ver_ops->non_data_cmd(ctrl, opc, sid); }

Contributors

PersonTokensPropCommitsCommitProp
Gilad Avidov70100.00%1100.00%
Total70100.00%1100.00%


static int pmic_arb_read_cmd(struct spmi_controller *ctrl, u8 opc, u8 sid, u16 addr, u8 *buf, size_t len) { struct spmi_pmic_arb_dev *pmic_arb = spmi_controller_get_drvdata(ctrl); unsigned long flags; u8 bc = len - 1; u32 cmd; int rc; u32 offset; rc = pmic_arb->ver_ops->offset(pmic_arb, sid, addr, &offset); if (rc) return rc; if (bc >= PMIC_ARB_MAX_TRANS_BYTES) { dev_err(&ctrl->dev, "pmic-arb supports 1..%d bytes per trans, but:%zu requested", PMIC_ARB_MAX_TRANS_BYTES, len); return -EINVAL; } /* Check the opcode */ if (opc >= 0x60 && opc <= 0x7F) opc = PMIC_ARB_OP_READ; else if (opc >= 0x20 && opc <= 0x2F) opc = PMIC_ARB_OP_EXT_READ; else if (opc >= 0x38 && opc <= 0x3F) opc = PMIC_ARB_OP_EXT_READL; else return -EINVAL; cmd = pmic_arb->ver_ops->fmt_cmd(opc, sid, addr, bc); raw_spin_lock_irqsave(&pmic_arb->lock, flags); pmic_arb_set_rd_cmd(pmic_arb, offset + PMIC_ARB_CMD, cmd); rc = pmic_arb_wait_for_done(ctrl, pmic_arb->rd_base, sid, addr); if (rc) goto done; pa_read_data(pmic_arb, buf, offset + PMIC_ARB_RDATA0, min_t(u8, bc, 3)); if (bc > 3) pa_read_data(pmic_arb, buf + 4, offset + PMIC_ARB_RDATA1, bc - 4); done: raw_spin_unlock_irqrestore(&pmic_arb->lock, flags); return rc; }

Contributors

PersonTokensPropCommitsCommitProp
Kenneth Heitke22280.43%133.33%
Gilad Avidov4014.49%133.33%
Stephen Boyd145.07%133.33%
Total276100.00%3100.00%


static int pmic_arb_write_cmd(struct spmi_controller *ctrl, u8 opc, u8 sid, u16 addr, const u8 *buf, size_t len) { struct spmi_pmic_arb_dev *pmic_arb = spmi_controller_get_drvdata(ctrl); unsigned long flags; u8 bc = len - 1; u32 cmd; int rc; u32 offset; rc = pmic_arb->ver_ops->offset(pmic_arb, sid, addr, &offset); if (rc) return rc; if (bc >= PMIC_ARB_MAX_TRANS_BYTES) { dev_err(&ctrl->dev, "pmic-arb supports 1..%d bytes per trans, but:%zu requested", PMIC_ARB_MAX_TRANS_BYTES, len); return -EINVAL; } /* Check the opcode */ if (opc >= 0x40 && opc <= 0x5F) opc = PMIC_ARB_OP_WRITE; else if (opc >= 0x00 && opc <= 0x0F) opc = PMIC_ARB_OP_EXT_WRITE; else if (opc >= 0x30 && opc <= 0x37) opc = PMIC_ARB_OP_EXT_WRITEL; else if (opc >= 0x80) opc = PMIC_ARB_OP_ZERO_WRITE; else return -EINVAL; cmd = pmic_arb->ver_ops->fmt_cmd(opc, sid, addr, bc); /* Write data to FIFOs */ raw_spin_lock_irqsave(&pmic_arb->lock, flags); pa_write_data(pmic_arb, buf, offset + PMIC_ARB_WDATA0, min_t(u8, bc, 3)); if (bc > 3) pa_write_data(pmic_arb, buf + 4, offset + PMIC_ARB_WDATA1, bc - 4); /* Start the transaction */ pmic_arb_base_write(pmic_arb, offset + PMIC_ARB_CMD, cmd); rc = pmic_arb_wait_for_done(ctrl, pmic_arb->wr_base, sid, addr); raw_spin_unlock_irqrestore(&pmic_arb->lock, flags); return rc; }

Contributors

PersonTokensPropCommitsCommitProp
Kenneth Heitke22881.14%133.33%
Gilad Avidov3913.88%133.33%
Stephen Boyd144.98%133.33%
Total281100.00%3100.00%

enum qpnpint_regs { QPNPINT_REG_RT_STS = 0x10, QPNPINT_REG_SET_TYPE = 0x11, QPNPINT_REG_POLARITY_HIGH = 0x12, QPNPINT_REG_POLARITY_LOW = 0x13, QPNPINT_REG_LATCHED_CLR = 0x14, QPNPINT_REG_EN_SET = 0x15, QPNPINT_REG_EN_CLR = 0x16, QPNPINT_REG_LATCHED_STS = 0x18, }; struct spmi_pmic_arb_qpnpint_type { u8 type; /* 1 -> edge */ u8 polarity_high; u8 polarity_low; } __packed; /* Simplified accessor functions for irqchip callbacks */
static void qpnpint_spmi_write(struct irq_data *d, u8 reg, void *buf, size_t len) { struct spmi_pmic_arb_dev *pa = irq_data_get_irq_chip_data(d); u8 sid = d->hwirq >> 24; u8 per = d->hwirq >> 16; if (pmic_arb_write_cmd(pa->spmic, SPMI_CMD_EXT_WRITEL, sid, (per << 8) + reg, buf, len)) dev_err_ratelimited(&pa->spmic->dev, "failed irqchip transaction on %x\n", d->irq); }

Contributors

PersonTokensPropCommitsCommitProp
Julia Cartwright6471.11%150.00%
Kenneth Heitke2628.89%150.00%
Total90100.00%2100.00%


static void qpnpint_spmi_read(struct irq_data *d, u8 reg, void *buf, size_t len) { struct spmi_pmic_arb_dev *pa = irq_data_get_irq_chip_data(d); u8 sid = d->hwirq >> 24; u8 per = d->hwirq >> 16; if (pmic_arb_read_cmd(pa->spmic, SPMI_CMD_EXT_READL, sid, (per << 8) + reg, buf, len)) dev_err_ratelimited(&pa->spmic->dev, "failed irqchip transaction on %x\n", d->irq); }

Contributors

PersonTokensPropCommitsCommitProp
Julia Cartwright7684.44%150.00%
Kenneth Heitke1415.56%150.00%
Total90100.00%2100.00%


static void periph_interrupt(struct spmi_pmic_arb_dev *pa, u8 apid) { unsigned int irq; u32 status; int id; status = readl_relaxed(pa->intr + pa->ver_ops->irq_status(apid)); while (status) { id = ffs(status) - 1; status &= ~(1 << id); irq = irq_find_mapping(pa->domain, pa->apid_to_ppid[apid] << 16 | id << 8 | apid); generic_handle_irq(irq); } }

Contributors

PersonTokensPropCommitsCommitProp
Julia Cartwright9094.74%150.00%
Gilad Avidov55.26%150.00%
Total95100.00%2100.00%


static void pmic_arb_chained_irq(struct irq_desc *desc) { struct spmi_pmic_arb_dev *pa = irq_desc_get_handler_data(desc); struct irq_chip *chip = irq_desc_get_chip(desc); void __iomem *intr = pa->intr; int first = pa->min_apid >> 5; int last = pa->max_apid >> 5; u32 status; int i, id; chained_irq_enter(chip, desc); for (i = first; i <= last; ++i) { status = readl_relaxed(intr + pa->ver_ops->owner_acc_status(pa->ee, i)); while (status) { id = ffs(status) - 1; status &= ~(1 << id); periph_interrupt(pa, id + i * 32); } } chained_irq_exit(chip, desc); }

Contributors

PersonTokensPropCommitsCommitProp
Julia Cartwright14194.00%133.33%
Gilad Avidov53.33%133.33%
Jiang Liu42.67%133.33%
Total150100.00%3100.00%


static void qpnpint_irq_ack(struct irq_data *d) { struct spmi_pmic_arb_dev *pa = irq_data_get_irq_chip_data(d); u8 irq = d->hwirq >> 8; u8 apid = d->hwirq; unsigned long flags; u8 data; raw_spin_lock_irqsave(&pa->lock, flags); writel_relaxed(1 << irq, pa->intr + pa->ver_ops->irq_clear(apid)); raw_spin_unlock_irqrestore(&pa->lock, flags); data = 1 << irq; qpnpint_spmi_write(d, QPNPINT_REG_LATCHED_CLR, &data, 1); }

Contributors

PersonTokensPropCommitsCommitProp
Julia Cartwright9795.10%150.00%
Gilad Avidov54.90%150.00%
Total102100.00%2100.00%


static void qpnpint_irq_mask(struct irq_data *d) { struct spmi_pmic_arb_dev *pa = irq_data_get_irq_chip_data(d); u8 irq = d->hwirq >> 8; u8 apid = d->hwirq; unsigned long flags; u32 status; u8 data; raw_spin_lock_irqsave(&pa->lock, flags); status = readl_relaxed(pa->intr + pa->ver_ops->acc_enable(apid)); if (status & SPMI_PIC_ACC_ENABLE_BIT) { status = status & ~SPMI_PIC_ACC_ENABLE_BIT; writel_relaxed(status, pa->intr + pa->ver_ops->acc_enable(apid)); } raw_spin_unlock_irqrestore(&pa->lock, flags); data = 1 << irq; qpnpint_spmi_write(d, QPNPINT_REG_EN_CLR, &data, 1); }

Contributors

PersonTokensPropCommitsCommitProp
Julia Cartwright12692.65%150.00%
Gilad Avidov107.35%150.00%
Total136100.00%2100.00%


static void qpnpint_irq_unmask(struct irq_data *d) { struct spmi_pmic_arb_dev *pa = irq_data_get_irq_chip_data(d); u8 irq = d->hwirq >> 8; u8 apid = d->hwirq; unsigned long flags; u32 status; u8 data; raw_spin_lock_irqsave(&pa->lock, flags); status = readl_relaxed(pa->intr + pa->ver_ops->acc_enable(apid)); if (!(status & SPMI_PIC_ACC_ENABLE_BIT)) { writel_relaxed(status | SPMI_PIC_ACC_ENABLE_BIT, pa->intr + pa->ver_ops->acc_enable(apid)); } raw_spin_unlock_irqrestore(&pa->lock, flags); data = 1 << irq; qpnpint_spmi_write(d, QPNPINT_REG_EN_SET, &data, 1); }

Contributors

PersonTokensPropCommitsCommitProp
Julia Cartwright12492.54%150.00%
Gilad Avidov107.46%150.00%
Total134100.00%2100.00%


static void qpnpint_irq_enable(struct irq_data *d) { u8 irq = d->hwirq >> 8; u8 data; qpnpint_irq_unmask(d); data = 1 << irq; qpnpint_spmi_write(d, QPNPINT_REG_LATCHED_CLR, &data, 1); }

Contributors

PersonTokensPropCommitsCommitProp
Julia Cartwright46100.00%1100.00%
Total46100.00%1100.00%


static int qpnpint_irq_set_type(struct irq_data *d, unsigned int flow_type) { struct spmi_pmic_arb_qpnpint_type type; u8 irq = d->hwirq >> 8; qpnpint_spmi_read(d, QPNPINT_REG_SET_TYPE, &type, sizeof(type)); if (flow_type & (IRQF_TRIGGER_RISING | IRQF_TRIGGER_FALLING)) { type.type |= 1 << irq; if (flow_type & IRQF_TRIGGER_RISING) type.polarity_high |= 1 << irq; if (flow_type & IRQF_TRIGGER_FALLING) type.polarity_low |= 1 << irq; } else { if ((flow_type & (IRQF_TRIGGER_HIGH)) && (flow_type & (IRQF_TRIGGER_LOW))) return -EINVAL; type.type &= ~(1 << irq); /* level trig */ if (flow_type & IRQF_TRIGGER_HIGH) type.polarity_high |= 1 << irq; else type.polarity_low |= 1 << irq; } qpnpint_spmi_write(d, QPNPINT_REG_SET_TYPE, &type, sizeof(type)); return 0; }

Contributors

PersonTokensPropCommitsCommitProp
Julia Cartwright169100.00%1100.00%
Total169100.00%1100.00%


static int qpnpint_get_irqchip_state(struct irq_data *d, enum irqchip_irq_state which, bool *state) { u8 irq = d->hwirq >> 8; u8 status = 0; if (which != IRQCHIP_STATE_LINE_LEVEL) return -EINVAL; qpnpint_spmi_read(d, QPNPINT_REG_RT_STS, &status, 1); *state = !!(status & BIT(irq)); return 0; }

Contributors

PersonTokensPropCommitsCommitProp
Courtney Cavin72100.00%1100.00%
Total72100.00%1100.00%

static struct irq_chip pmic_arb_irqchip = { .name = "pmic_arb", .irq_enable = qpnpint_irq_enable, .irq_ack = qpnpint_irq_ack, .irq_mask = qpnpint_irq_mask, .irq_unmask = qpnpint_irq_unmask, .irq_set_type = qpnpint_irq_set_type, .irq_get_irqchip_state = qpnpint_get_irqchip_state, .flags = IRQCHIP_MASK_ON_SUSPEND | IRQCHIP_SKIP_SET_WAKE, }; struct spmi_pmic_arb_irq_spec { unsigned slave:4; unsigned per:8; unsigned irq:3; };
static int search_mapping_table(struct spmi_pmic_arb_dev *pa, struct spmi_pmic_arb_irq_spec *spec, u8 *apid) { u16 ppid = spec->slave << 8 | spec->per; u32 *mapping_table = pa->mapping_table; int index = 0, i; u32 data; for (i = 0; i < SPMI_MAPPING_TABLE_TREE_DEPTH; ++i) { if (!test_and_set_bit(index, pa->mapping_table_valid)) mapping_table[index] = readl_relaxed(pa->cnfg + SPMI_MAPPING_TABLE_REG(index)); data = mapping_table[index]; if (ppid & (1 << SPMI_MAPPING_BIT_INDEX(data))) { if (SPMI_MAPPING_BIT_IS_1_FLAG(data)) { index = SPMI_MAPPING_BIT_IS_1_RESULT(data); } else { *apid = SPMI_MAPPING_BIT_IS_1_RESULT(data); return 0; } } else { if (SPMI_MAPPING_BIT_IS_0_FLAG(data)) { index = SPMI_MAPPING_BIT_IS_0_RESULT(data); } else { *apid = SPMI_MAPPING_BIT_IS_0_RESULT(data); return 0; } } } return -ENODEV; }

Contributors

PersonTokensPropCommitsCommitProp
Julia Cartwright15584.24%150.00%
Stephen Boyd2915.76%150.00%
Total184100.00%2100.00%


static int qpnpint_irq_domain_dt_translate(struct irq_domain *d, struct device_node *controller, const u32 *intspec, unsigned int intsize, unsigned long *out_hwirq, unsigned int *out_type) { struct spmi_pmic_arb_dev *pa = d->host_data; struct spmi_pmic_arb_irq_spec spec; int err; u8 apid; dev_dbg(&pa->spmic->dev, "intspec[0] 0x%1x intspec[1] 0x%02x intspec[2] 0x%02x\n", intspec[0], intspec[1], intspec[2]); if (irq_domain_get_of_node(d) != controller) return -EINVAL; if (intsize != 4) return -EINVAL; if (intspec[0] > 0xF || intspec[1] > 0xFF || intspec[2] > 0x7) return -EINVAL; spec.slave = intspec[0]; spec.per = intspec[1]; spec.irq = intspec[2]; err = search_mapping_table(pa, &spec, &apid); if (err) return err; pa->apid_to_ppid[apid] = spec.slave << 8 | spec.per; /* Keep track of {max,min}_apid for bounding search during interrupt */ if (apid > pa->max_apid) pa->max_apid = apid; if (apid < pa->min_apid) pa->min_apid = apid; *out_hwirq = spec.slave << 24 | spec.per << 16 | spec.irq << 8 | apid; *out_type = intspec[3] & IRQ_TYPE_SENSE_MASK; dev_dbg(&pa->spmic->dev, "out_hwirq = %lu\n", *out_hwirq); return 0; }

Contributors

PersonTokensPropCommitsCommitProp
Julia Cartwright27298.91%150.00%
Marc Zyngier31.09%150.00%
Total275100.00%2100.00%


static int qpnpint_irq_domain_map(struct irq_domain *d, unsigned int virq, irq_hw_number_t hwirq) { struct spmi_pmic_arb_dev *pa = d->host_data; dev_dbg(&pa->spmic->dev, "virq = %u, hwirq = %lu\n", virq, hwirq); irq_set_chip_and_handler(virq, &pmic_arb_irqchip, handle_level_irq); irq_set_chip_data(virq, d->host_data); irq_set_noprobe(virq); return 0; }

Contributors

PersonTokensPropCommitsCommitProp
Julia Cartwright70100.00%1100.00%
Total70100.00%1100.00%

/* v1 offset per ee */
static int pmic_arb_offset_v1(struct spmi_pmic_arb_dev *pa, u8 sid, u16 addr, u32 *offset) { *offset = 0x800 + 0x80 * pa->channel; return 0; }

Contributors

PersonTokensPropCommitsCommitProp
Gilad Avidov1645.71%133.33%
Stephen Boyd1337.14%133.33%
Julia Cartwright617.14%133.33%
Total35100.00%3100.00%


static u16 pmic_arb_find_chan(struct spmi_pmic_arb_dev *pa, u16 ppid) { u32 regval, offset; u16 chan; u16 id; /* * PMIC_ARB_REG_CHNL is a table in HW mapping channel to ppid. * ppid_to_chan is an in-memory invert of that table. */ for (chan = pa->last_channel; ; chan++) { offset = PMIC_ARB_REG_CHNL(chan); if (offset >= pa->core_size) break; regval = readl_relaxed(pa->core + offset); if (!regval) continue; id = (regval >> 8) & PMIC_ARB_PPID_MASK; pa->ppid_to_chan[id] = chan | PMIC_ARB_CHAN_VALID; if (id == ppid) { chan |= PMIC_ARB_CHAN_VALID; break; } } pa->last_channel = chan & ~PMIC_ARB_CHAN_VALID; return chan; }

Contributors

PersonTokensPropCommitsCommitProp
Stephen Boyd11798.32%150.00%
Gilad Avidov21.68%150.00%
Total119100.00%2100.00%

/* v2 offset per ppid (chan) and per ee */
static int pmic_arb_offset_v2(struct spmi_pmic_arb_dev *pa, u8 sid, u16 addr, u32 *offset) { u16 ppid = (sid << 8) | (addr >> 8); u16 chan; chan = pa->ppid_to_chan[ppid]; if (!(chan & PMIC_ARB_CHAN_VALID)) chan = pmic_arb_find_chan(pa, ppid); if (!(chan & PMIC_ARB_CHAN_VALID)) return -ENODEV; chan &= ~PMIC_ARB_CHAN_VALID; *offset = 0x1000 * pa->ee + 0x8000 * chan; return 0; }

Contributors

PersonTokensPropCommitsCommitProp
Stephen Boyd5151.00%133.33%
Gilad Avidov3939.00%133.33%
Julia Cartwright1010.00%133.33%
Total100100.00%3100.00%


static u32 pmic_arb_fmt_cmd_v1(u8 opc, u8 sid, u16 addr, u8 bc) { return (opc << 27) | ((sid & 0xf) << 20) | (addr << 4) | (bc & 0x7); }

Contributors

PersonTokensPropCommitsCommitProp
Gilad Avidov4697.87%150.00%
Kenneth Heitke12.13%150.00%
Total47100.00%2100.00%


static u32 pmic_arb_fmt_cmd_v2(u8 opc, u8 sid, u16 addr, u8 bc) { return (opc << 27) | ((addr & 0xff) << 4) | (bc & 0x7); }

Contributors

PersonTokensPropCommitsCommitProp
Gilad Avidov41100.00%1100.00%
Total41100.00%1100.00%


static u32 pmic_arb_owner_acc_status_v1(u8 m, u8 n) { return 0x20 * m + 0x4 * n; }

Contributors

PersonTokensPropCommitsCommitProp
Gilad Avidov21100.00%1100.00%
Total21100.00%1100.00%


static u32 pmic_arb_owner_acc_status_v2(u8 m, u8 n) { return 0x100000 + 0x1000 * m + 0x4 * n; }

Contributors

PersonTokensPropCommitsCommitProp
Gilad Avidov23100.00%1100.00%
Total23100.00%1100.00%


static u32 pmic_arb_acc_enable_v1(u8 n) { return 0x200 + 0x4 * n; }

Contributors

PersonTokensPropCommitsCommitProp
Gilad Avidov16100.00%1100.00%
Total16100.00%1100.00%


static u32 pmic_arb_acc_enable_v2(u8 n) { return 0x1000 * n; }

Contributors

PersonTokensPropCommitsCommitProp
Gilad Avidov14100.00%1100.00%
Total14100.00%1100.00%


static u32 pmic_arb_irq_status_v1(u8 n) { return 0x600 + 0x4 * n; }

Contributors

PersonTokensPropCommitsCommitProp
Gilad Avidov16100.00%1100.00%
Total16100.00%1100.00%


static u32 pmic_arb_irq_status_v2(u8 n) { return 0x4 + 0x1000 * n; }

Contributors

PersonTokensPropCommitsCommitProp
Gilad Avidov16100.00%1100.00%
Total16100.00%1100.00%


static u32 pmic_arb_irq_clear_v1(u8 n) { return 0xA00 + 0x4 * n; }

Contributors

PersonTokensPropCommitsCommitProp
Gilad Avidov16100.00%1100.00%
Total16100.00%1100.00%


static u32 pmic_arb_irq_clear_v2(u8 n) { return 0x8 + 0x1000 * n; }

Contributors

PersonTokensPropCommitsCommitProp
Gilad Avidov16100.00%1100.00%
Total16100.00%1100.00%

static const struct pmic_arb_ver_ops pmic_arb_v1 = { .non_data_cmd = pmic_arb_non_data_cmd_v1, .offset = pmic_arb_offset_v1, .fmt_cmd = pmic_arb_fmt_cmd_v1, .owner_acc_status = pmic_arb_owner_acc_status_v1, .acc_enable = pmic_arb_acc_enable_v1, .irq_status = pmic_arb_irq_status_v1, .irq_clear = pmic_arb_irq_clear_v1, }; static const struct pmic_arb_ver_ops pmic_arb_v2 = { .non_data_cmd = pmic_arb_non_data_cmd_v2, .offset = pmic_arb_offset_v2, .fmt_cmd = pmic_arb_fmt_cmd_v2, .owner_acc_status = pmic_arb_owner_acc_status_v2, .acc_enable = pmic_arb_acc_enable_v2, .irq_status = pmic_arb_irq_status_v2, .irq_clear = pmic_arb_irq_clear_v2, }; static const struct irq_domain_ops pmic_arb_irq_domain_ops = { .map = qpnpint_irq_domain_map, .xlate = qpnpint_irq_domain_dt_translate, };
static int spmi_pmic_arb_probe(struct platform_device *pdev) { struct spmi_pmic_arb_dev *pa; struct spmi_controller *ctrl; struct resource *res; void __iomem *core; u32 channel, ee, hw_ver; int err; bool is_v1; ctrl = spmi_controller_alloc(&pdev->dev, sizeof(*pa)); if (!ctrl) return -ENOMEM; pa = spmi_controller_get_drvdata(ctrl); pa->spmic = ctrl; res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "core"); pa->core_size = resource_size(res); core = devm_ioremap_resource(&ctrl->dev, res); if (IS_ERR(core)) { err = PTR_ERR(core); goto err_put_ctrl; } hw_ver = readl_relaxed(core + PMIC_ARB_VERSION); is_v1 = (hw_ver < PMIC_ARB_VERSION_V2_MIN); dev_info(&ctrl->dev, "PMIC Arb Version-%d (0x%x)\n", (is_v1 ? 1 : 2), hw_ver); if (is_v1) { pa->ver_ops = &pmic_arb_v1; pa->wr_base = core; pa->rd_base = core; } else { pa->core = core; pa->ver_ops = &pmic_arb_v2; res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "obsrvr"); pa->rd_base = devm_ioremap_resource(&ctrl->dev, res); if (IS_ERR(pa->rd_base)) { err = PTR_ERR(pa->rd_base); goto err_put_ctrl; } res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "chnls"); pa->wr_base = devm_ioremap_resource(&ctrl->dev, res); if (IS_ERR(pa->wr_base)) { err = PTR_ERR(pa->wr_base); goto err_put_ctrl; } pa->ppid_to_chan = devm_kcalloc(&ctrl->dev, PMIC_ARB_MAX_PPID, sizeof(*pa->ppid_to_chan), GFP_KERNEL); if (!pa->ppid_to_chan) { err = -ENOMEM; goto err_put_ctrl; } } res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "intr"); pa->intr = devm_ioremap_resource(&ctrl->dev, res); if (IS_ERR(pa->intr)) { err = PTR_ERR(pa->intr); goto err_put_ctrl; } res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "cnfg"); pa->cnfg = devm_ioremap_resource(&ctrl->dev, res); if (IS_ERR(pa->cnfg)) { err = PTR_ERR(pa->cnfg); goto err_put_ctrl; } pa->irq = platform_get_irq_byname(pdev, "periph_irq"); if (pa->irq < 0) { err = pa->irq; goto err_put_ctrl; } err = of_property_read_u32(pdev->dev.of_node, "qcom,channel", &channel); if (err) { dev_err(&pdev->dev, "channel unspecified.\n"); goto err_put_ctrl; } if (channel > 5) { dev_err(&pdev->dev, "invalid channel (%u) specified.\n", channel); err = -EINVAL; goto err_put_ctrl; } pa->channel = channel; err = of_property_read_u32(pdev->dev.of_node, "qcom,ee", &ee); if (err) { dev_err(&pdev->dev, "EE unspecified.\n"); goto err_put_ctrl; } if (ee > 5) { dev_err(&pdev->dev, "invalid EE (%u) specified\n", ee); err = -EINVAL; goto err_put_ctrl; } pa->ee = ee; pa->apid_to_ppid = devm_kcalloc(&ctrl->dev, PMIC_ARB_MAX_PERIPHS, sizeof(*pa->apid_to_ppid), GFP_KERNEL); if (!pa->apid_to_ppid) { err = -ENOMEM; goto err_put_ctrl; } pa->mapping_table = devm_kcalloc(&ctrl->dev, PMIC_ARB_MAX_PERIPHS - 1, sizeof(*pa->mapping_table), GFP_KERNEL); if (!pa->mapping_table) { err = -ENOMEM; goto err_put_ctrl; } /* Initialize max_apid/min_apid to the opposite bounds, during * the irq domain translation, we are sure to update these */ pa->max_apid = 0; pa->min_apid = PMIC_ARB_MAX_PERIPHS - 1; platform_set_drvdata(pdev, ctrl); raw_spin_lock_init(&pa->lock); ctrl->cmd = pmic_arb_cmd; ctrl->read_cmd = pmic_arb_read_cmd; ctrl->write_cmd = pmic_arb_write_cmd; dev_dbg(&pdev->dev, "adding irq domain\n"); pa->domain = irq_domain_add_tree(pdev->dev.of_node, &pmic_arb_irq_domain_ops, pa); if (!pa->domain) { dev_err(&pdev->dev, "unable to create irq_domain\n"); err = -ENOMEM; goto err_put_ctrl; } irq_set_chained_handler_and_data(pa->irq, pmic_arb_chained_irq, pa); err = spmi_controller_add(ctrl); if (err) goto err_domain_remove; return 0; err_domain_remove: irq_set_chained_handler_and_data(pa->irq, NULL, NULL); irq_domain_remove(pa->domain); err_put_ctrl: spmi_controller_put(ctrl); return err; }

Contributors

PersonTokensPropCommitsCommitProp
Gilad Avidov36542.59%116.67%
Julia Cartwright21224.74%116.67%
Kenneth Heitke17720.65%116.67%
Stephen Boyd9410.97%116.67%
Christophe Jaillet50.58%116.67%
Thomas Gleixner40.47%116.67%
Total857100.00%6100.00%


static int spmi_pmic_arb_remove(struct platform_device *pdev) { struct spmi_controller *ctrl = platform_get_drvdata(pdev); struct spmi_pmic_arb_dev *pa = spmi_controller_get_drvdata(ctrl); spmi_controller_remove(ctrl); irq_set_chained_handler_and_data(pa->irq, NULL, NULL); irq_domain_remove(pa->domain); spmi_controller_put(ctrl); return 0; }

Contributors

PersonTokensPropCommitsCommitProp
Kenneth Heitke3454.84%133.33%
Julia Cartwright2743.55%133.33%
Thomas Gleixner11.61%133.33%
Total62100.00%3100.00%

static const struct of_device_id spmi_pmic_arb_match_table[] = { { .compatible = "qcom,spmi-pmic-arb", }, {}, }; MODULE_DEVICE_TABLE(of, spmi_pmic_arb_match_table); static struct platform_driver spmi_pmic_arb_driver = { .probe = spmi_pmic_arb_probe, .remove = spmi_pmic_arb_remove, .driver = { .name = "spmi_pmic_arb", .of_match_table = spmi_pmic_arb_match_table, }, }; module_platform_driver(spmi_pmic_arb_driver); MODULE_LICENSE("GPL v2"); MODULE_ALIAS("platform:spmi_pmic_arb");

Overall Contributors

PersonTokensPropCommitsCommitProp
Julia Cartwright183737.03%110.00%
Kenneth Heitke143628.95%110.00%
Gilad Avidov118023.79%110.00%
Stephen Boyd4148.35%220.00%
Courtney Cavin771.55%110.00%
Christophe Jaillet50.10%110.00%
Thomas Gleixner50.10%110.00%
Jiang Liu40.08%110.00%
Marc Zyngier30.06%110.00%
Total4961100.00%10100.00%
Directory: drivers/spmi
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.
Created with cregit.