Release 4.12 drivers/clocksource/dw_apb_timer_of.c
  
  
  
/*
 * Copyright (C) 2012 Altera Corporation
 * Copyright (c) 2011 Picochip Ltd., Jamie Iles
 *
 * Modified from mach-picoxcell/time.c
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 */
#include <linux/delay.h>
#include <linux/dw_apb_timer.h>
#include <linux/of.h>
#include <linux/of_address.h>
#include <linux/of_irq.h>
#include <linux/clk.h>
#include <linux/sched_clock.h>
static void __init timer_get_base_and_rate(struct device_node *np,
				    void __iomem **base, u32 *rate)
{
	struct clk *timer_clk;
	struct clk *pclk;
	*base = of_iomap(np, 0);
	if (!*base)
		panic("Unable to map regs for %s", np->name);
	/*
         * Not all implementations use a periphal clock, so don't panic
         * if it's not present
         */
	pclk = of_clk_get_by_name(np, "pclk");
	if (!IS_ERR(pclk))
		if (clk_prepare_enable(pclk))
			pr_warn("pclk for %s is present, but could not be activated\n",
				np->name);
	timer_clk = of_clk_get_by_name(np, "timer");
	if (IS_ERR(timer_clk))
		goto try_clock_freq;
	if (!clk_prepare_enable(timer_clk)) {
		*rate = clk_get_rate(timer_clk);
		return;
	}
try_clock_freq:
	if (of_property_read_u32(np, "clock-freq", rate) &&
	    of_property_read_u32(np, "clock-frequency", rate))
		panic("No clock nor clock-frequency property for %s", np->name);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp | 
| Heiko Stübner | 85 | 53.12% | 1 | 25.00% | 
| Jamie Iles | 65 | 40.62% | 1 | 25.00% | 
| Dinh Nguyen | 9 | 5.62% | 1 | 25.00% | 
| Uwe Kleine-König | 1 | 0.62% | 1 | 25.00% | 
| Total | 160 | 100.00% | 4 | 100.00% | 
static void __init add_clockevent(struct device_node *event_timer)
{
	void __iomem *iobase;
	struct dw_apb_clock_event_device *ced;
	u32 irq, rate;
	irq = irq_of_parse_and_map(event_timer, 0);
	if (irq == 0)
		panic("No IRQ for clock event timer");
	timer_get_base_and_rate(event_timer, &iobase, &rate);
	ced = dw_apb_clockevent_init(0, event_timer->name, 300, iobase, irq,
				     rate);
	if (!ced)
		panic("Unable to initialise clockevent device");
	dw_apb_clockevent_register(ced);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp | 
| Jamie Iles | 89 | 96.74% | 1 | 25.00% | 
| Dinh Nguyen | 1 | 1.09% | 1 | 25.00% | 
| Uwe Kleine-König | 1 | 1.09% | 1 | 25.00% | 
| Baruch Siach | 1 | 1.09% | 1 | 25.00% | 
| Total | 92 | 100.00% | 4 | 100.00% | 
static void __iomem *sched_io_base;
static u32 sched_rate;
static void __init add_clocksource(struct device_node *source_timer)
{
	void __iomem *iobase;
	struct dw_apb_clocksource *cs;
	u32 rate;
	timer_get_base_and_rate(source_timer, &iobase, &rate);
	cs = dw_apb_clocksource_init(300, source_timer->name, iobase, rate);
	if (!cs)
		panic("Unable to initialise clocksource device");
	dw_apb_clocksource_start(cs);
	dw_apb_clocksource_register(cs);
	/*
         * Fallback to use the clocksource as sched_clock if no separate
         * timer is found. sched_io_base then points to the current_value
         * register of the clocksource timer.
         */
	sched_io_base = iobase + 0x04;
	sched_rate = rate;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp | 
| Jamie Iles | 69 | 84.15% | 1 | 25.00% | 
| Heiko Stübner | 11 | 13.41% | 1 | 25.00% | 
| Uwe Kleine-König | 1 | 1.22% | 1 | 25.00% | 
| Dinh Nguyen | 1 | 1.22% | 1 | 25.00% | 
| Total | 82 | 100.00% | 4 | 100.00% | 
static u64 notrace read_sched_clock(void)
{
	return ~readl_relaxed(sched_io_base);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp | 
| Jamie Iles | 9 | 56.25% | 2 | 25.00% | 
| Dinh Nguyen | 2 | 12.50% | 2 | 25.00% | 
| Marc Zyngier | 2 | 12.50% | 1 | 12.50% | 
| Wei Yang | 1 | 6.25% | 1 | 12.50% | 
| Stephen Boyd | 1 | 6.25% | 1 | 12.50% | 
| Ben Dooks | 1 | 6.25% | 1 | 12.50% | 
| Total | 16 | 100.00% | 8 | 100.00% | 
static const struct of_device_id sptimer_ids[] __initconst = {
	{ .compatible = "picochip,pc3x2-rtc" },
	{ /* Sentinel */ },
};
static void __init init_sched_clock(void)
{
	struct device_node *sched_timer;
	sched_timer = of_find_matching_node(NULL, sptimer_ids);
	if (sched_timer) {
		timer_get_base_and_rate(sched_timer, &sched_io_base,
					&sched_rate);
		of_node_put(sched_timer);
	}
	sched_clock_register(read_sched_clock, 32, sched_rate);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp | 
| Jamie Iles | 45 | 83.33% | 1 | 20.00% | 
| Heiko Stübner | 4 | 7.41% | 1 | 20.00% | 
| Dinh Nguyen | 3 | 5.56% | 1 | 20.00% | 
| Stephen Boyd | 1 | 1.85% | 1 | 20.00% | 
| Uwe Kleine-König | 1 | 1.85% | 1 | 20.00% | 
| Total | 54 | 100.00% | 5 | 100.00% | 
#ifdef CONFIG_ARM
static unsigned long dw_apb_delay_timer_read(void)
{
	return ~readl_relaxed(sched_io_base);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp | 
| JiSheng Zhang | 16 | 100.00% | 1 | 100.00% | 
| Total | 16 | 100.00% | 1 | 100.00% | 
static struct delay_timer dw_apb_delay_timer = {
	.read_current_timer	= dw_apb_delay_timer_read,
};
#endif
static int num_called;
static int __init dw_apb_timer_init(struct device_node *timer)
{
	switch (num_called) {
	case 0:
		pr_debug("%s: found clockevent timer\n", __func__);
		add_clockevent(timer);
		break;
	case 1:
		pr_debug("%s: found clocksource timer\n", __func__);
		add_clocksource(timer);
		init_sched_clock();
#ifdef CONFIG_ARM
		dw_apb_delay_timer.freq = sched_rate;
		register_current_timer_delay(&dw_apb_delay_timer);
#endif
		break;
	default:
		break;
	}
	num_called++;
	return 0;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp | 
| Heiko Stübner | 31 | 39.74% | 1 | 16.67% | 
| Jamie Iles | 22 | 28.21% | 1 | 16.67% | 
| JiSheng Zhang | 17 | 21.79% | 1 | 16.67% | 
| Daniel Lezcano | 4 | 5.13% | 1 | 16.67% | 
| Dinh Nguyen | 3 | 3.85% | 1 | 16.67% | 
| Stephen Warren | 1 | 1.28% | 1 | 16.67% | 
| Total | 78 | 100.00% | 6 | 100.00% | 
CLOCKSOURCE_OF_DECLARE(pc3x2_timer, "picochip,pc3x2-timer", dw_apb_timer_init);
CLOCKSOURCE_OF_DECLARE(apb_timer_osc, "snps,dw-apb-timer-osc", dw_apb_timer_init);
CLOCKSOURCE_OF_DECLARE(apb_timer_sp, "snps,dw-apb-timer-sp", dw_apb_timer_init);
CLOCKSOURCE_OF_DECLARE(apb_timer, "snps,dw-apb-timer", dw_apb_timer_init);
Overall Contributors
| Person | Tokens | Prop | Commits | CommitProp | 
| Jamie Iles | 335 | 55.10% | 2 | 10.53% | 
| Heiko Stübner | 161 | 26.48% | 3 | 15.79% | 
| JiSheng Zhang | 53 | 8.72% | 1 | 5.26% | 
| Dinh Nguyen | 38 | 6.25% | 3 | 15.79% | 
| Daniel Lezcano | 8 | 1.32% | 2 | 10.53% | 
| Uwe Kleine-König | 4 | 0.66% | 1 | 5.26% | 
| Stephen Boyd | 3 | 0.49% | 2 | 10.53% | 
| Marc Zyngier | 2 | 0.33% | 1 | 5.26% | 
| Wei Yang | 1 | 0.16% | 1 | 5.26% | 
| Stephen Warren | 1 | 0.16% | 1 | 5.26% | 
| Ben Dooks | 1 | 0.16% | 1 | 5.26% | 
| Baruch Siach | 1 | 0.16% | 1 | 5.26% | 
| Total | 608 | 100.00% | 19 | 100.00% | 
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.