Release 4.12 drivers/rtc/rtc-twl.c
  
  
  
/*
 * rtc-twl.c -- TWL Real Time Clock interface
 *
 * Copyright (C) 2007 MontaVista Software, Inc
 * Author: Alexandre Rusev <source@mvista.com>
 *
 * Based on original TI driver twl4030-rtc.c
 *   Copyright (C) 2006 Texas Instruments, Inc.
 *
 * Based on rtc-omap.c
 *   Copyright (C) 2003 MontaVista Software, Inc.
 *   Author: George G. Davis <gdavis@mvista.com> or <source@mvista.com>
 *   Copyright (C) 2006 David Brownell
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version
 * 2 of the License, or (at your option) any later version.
 */
#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
#include <linux/kernel.h>
#include <linux/errno.h>
#include <linux/init.h>
#include <linux/module.h>
#include <linux/types.h>
#include <linux/rtc.h>
#include <linux/bcd.h>
#include <linux/platform_device.h>
#include <linux/interrupt.h>
#include <linux/of.h>
#include <linux/i2c/twl.h>
enum twl_class {
	
TWL_4030 = 0,
	
TWL_6030,
};
/*
 * RTC block register offsets (use TWL_MODULE_RTC)
 */
enum {
	
REG_SECONDS_REG = 0,
	
REG_MINUTES_REG,
	
REG_HOURS_REG,
	
REG_DAYS_REG,
	
REG_MONTHS_REG,
	
REG_YEARS_REG,
	
REG_WEEKS_REG,
	
REG_ALARM_SECONDS_REG,
	
REG_ALARM_MINUTES_REG,
	
REG_ALARM_HOURS_REG,
	
REG_ALARM_DAYS_REG,
	
REG_ALARM_MONTHS_REG,
	
REG_ALARM_YEARS_REG,
	
REG_RTC_CTRL_REG,
	
REG_RTC_STATUS_REG,
	
REG_RTC_INTERRUPTS_REG,
	
REG_RTC_COMP_LSB_REG,
	
REG_RTC_COMP_MSB_REG,
};
static const u8 twl4030_rtc_reg_map[] = {
	[REG_SECONDS_REG] = 0x00,
	[REG_MINUTES_REG] = 0x01,
	[REG_HOURS_REG] = 0x02,
	[REG_DAYS_REG] = 0x03,
	[REG_MONTHS_REG] = 0x04,
	[REG_YEARS_REG] = 0x05,
	[REG_WEEKS_REG] = 0x06,
	[REG_ALARM_SECONDS_REG] = 0x07,
	[REG_ALARM_MINUTES_REG] = 0x08,
	[REG_ALARM_HOURS_REG] = 0x09,
	[REG_ALARM_DAYS_REG] = 0x0A,
	[REG_ALARM_MONTHS_REG] = 0x0B,
	[REG_ALARM_YEARS_REG] = 0x0C,
	[REG_RTC_CTRL_REG] = 0x0D,
	[REG_RTC_STATUS_REG] = 0x0E,
	[REG_RTC_INTERRUPTS_REG] = 0x0F,
	[REG_RTC_COMP_LSB_REG] = 0x10,
	[REG_RTC_COMP_MSB_REG] = 0x11,
};
static const u8 twl6030_rtc_reg_map[] = {
	[REG_SECONDS_REG] = 0x00,
	[REG_MINUTES_REG] = 0x01,
	[REG_HOURS_REG] = 0x02,
	[REG_DAYS_REG] = 0x03,
	[REG_MONTHS_REG] = 0x04,
	[REG_YEARS_REG] = 0x05,
	[REG_WEEKS_REG] = 0x06,
	[REG_ALARM_SECONDS_REG] = 0x08,
	[REG_ALARM_MINUTES_REG] = 0x09,
	[REG_ALARM_HOURS_REG] = 0x0A,
	[REG_ALARM_DAYS_REG] = 0x0B,
	[REG_ALARM_MONTHS_REG] = 0x0C,
	[REG_ALARM_YEARS_REG] = 0x0D,
	[REG_RTC_CTRL_REG] = 0x10,
	[REG_RTC_STATUS_REG] = 0x11,
	[REG_RTC_INTERRUPTS_REG] = 0x12,
	[REG_RTC_COMP_LSB_REG] = 0x13,
	[REG_RTC_COMP_MSB_REG] = 0x14,
};
/* RTC_CTRL_REG bitfields */
#define BIT_RTC_CTRL_REG_STOP_RTC_M              0x01
#define BIT_RTC_CTRL_REG_ROUND_30S_M             0x02
#define BIT_RTC_CTRL_REG_AUTO_COMP_M             0x04
#define BIT_RTC_CTRL_REG_MODE_12_24_M            0x08
#define BIT_RTC_CTRL_REG_TEST_MODE_M             0x10
#define BIT_RTC_CTRL_REG_SET_32_COUNTER_M        0x20
#define BIT_RTC_CTRL_REG_GET_TIME_M              0x40
#define BIT_RTC_CTRL_REG_RTC_V_OPT               0x80
/* RTC_STATUS_REG bitfields */
#define BIT_RTC_STATUS_REG_RUN_M                 0x02
#define BIT_RTC_STATUS_REG_1S_EVENT_M            0x04
#define BIT_RTC_STATUS_REG_1M_EVENT_M            0x08
#define BIT_RTC_STATUS_REG_1H_EVENT_M            0x10
#define BIT_RTC_STATUS_REG_1D_EVENT_M            0x20
#define BIT_RTC_STATUS_REG_ALARM_M               0x40
#define BIT_RTC_STATUS_REG_POWER_UP_M            0x80
/* RTC_INTERRUPTS_REG bitfields */
#define BIT_RTC_INTERRUPTS_REG_EVERY_M           0x03
#define BIT_RTC_INTERRUPTS_REG_IT_TIMER_M        0x04
#define BIT_RTC_INTERRUPTS_REG_IT_ALARM_M        0x08
/* REG_SECONDS_REG through REG_YEARS_REG is how many registers? */
#define ALL_TIME_REGS		6
/*----------------------------------------------------------------------*/
struct twl_rtc {
	
struct device *dev;
	
struct rtc_device *rtc;
	
u8 *reg_map;
	/*
         * Cache the value for timer/alarm interrupts register; this is
         * only changed by callers holding rtc ops lock (or resume).
         */
	
unsigned char rtc_irq_bits;
	
bool wake_enabled;
#ifdef CONFIG_PM_SLEEP
	
unsigned char irqstat;
#endif
	
enum twl_class class;
};
/*
 * Supports 1 byte read from TWL RTC register.
 */
static int twl_rtc_read_u8(struct twl_rtc *twl_rtc, u8 *data, u8 reg)
{
	int ret;
	ret = twl_i2c_read_u8(TWL_MODULE_RTC, data, (twl_rtc->reg_map[reg]));
	if (ret < 0)
		pr_err("Could not read TWL register %X - error %d\n", reg, ret);
	return ret;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp | 
| David Brownell | 41 | 71.93% | 1 | 16.67% | 
| Nicolae Rosia | 8 | 14.04% | 1 | 16.67% | 
| Balaji T K | 7 | 12.28% | 3 | 50.00% | 
| Joe Perches | 1 | 1.75% | 1 | 16.67% | 
| Total | 57 | 100.00% | 6 | 100.00% | 
/*
 * Supports 1 byte write to TWL RTC registers.
 */
static int twl_rtc_write_u8(struct twl_rtc *twl_rtc, u8 data, u8 reg)
{
	int ret;
	ret = twl_i2c_write_u8(TWL_MODULE_RTC, data, (twl_rtc->reg_map[reg]));
	if (ret < 0)
		pr_err("Could not write TWL register %X - error %d\n",
		       reg, ret);
	return ret;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp | 
| David Brownell | 40 | 71.43% | 1 | 16.67% | 
| Nicolae Rosia | 8 | 14.29% | 1 | 16.67% | 
| Balaji T K | 7 | 12.50% | 3 | 50.00% | 
| Joe Perches | 1 | 1.79% | 1 | 16.67% | 
| Total | 56 | 100.00% | 6 | 100.00% | 
/*
 * Enable 1/second update and/or alarm interrupts.
 */
static int set_rtc_irq_bit(struct twl_rtc *twl_rtc, unsigned char bit)
{
	unsigned char val;
	int ret;
	/* if the bit is set, return from here */
	if (twl_rtc->rtc_irq_bits & bit)
		return 0;
	val = twl_rtc->rtc_irq_bits | bit;
	val &= ~BIT_RTC_INTERRUPTS_REG_EVERY_M;
	ret = twl_rtc_write_u8(twl_rtc, val, REG_RTC_INTERRUPTS_REG);
	if (ret == 0)
		twl_rtc->rtc_irq_bits = val;
	return ret;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp | 
| David Brownell | 44 | 60.27% | 1 | 20.00% | 
| Nicolae Rosia | 13 | 17.81% | 1 | 20.00% | 
| Venu Byravarasu | 10 | 13.70% | 1 | 20.00% | 
| Alessandro Zummo | 5 | 6.85% | 1 | 20.00% | 
| Balaji T K | 1 | 1.37% | 1 | 20.00% | 
| Total | 73 | 100.00% | 5 | 100.00% | 
/*
 * Disable update and/or alarm interrupts.
 */
static int mask_rtc_irq_bit(struct twl_rtc *twl_rtc, unsigned char bit)
{
	unsigned char val;
	int ret;
	/* if the bit is clear, return from here */
	if (!(twl_rtc->rtc_irq_bits & bit))
		return 0;
	val = twl_rtc->rtc_irq_bits & ~bit;
	ret = twl_rtc_write_u8(twl_rtc, val, REG_RTC_INTERRUPTS_REG);
	if (ret == 0)
		twl_rtc->rtc_irq_bits = val;
	return ret;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp | 
| David Brownell | 45 | 62.50% | 1 | 25.00% | 
| Venu Byravarasu | 13 | 18.06% | 1 | 25.00% | 
| Nicolae Rosia | 13 | 18.06% | 1 | 25.00% | 
| Balaji T K | 1 | 1.39% | 1 | 25.00% | 
| Total | 72 | 100.00% | 4 | 100.00% | 
static int twl_rtc_alarm_irq_enable(struct device *dev, unsigned enabled)
{
	struct platform_device *pdev = to_platform_device(dev);
	struct twl_rtc *twl_rtc = dev_get_drvdata(dev);
	int irq = platform_get_irq(pdev, 0);
	int ret;
	if (enabled) {
		ret = set_rtc_irq_bit(twl_rtc,
				      BIT_RTC_INTERRUPTS_REG_IT_ALARM_M);
		if (device_can_wakeup(dev) && !twl_rtc->wake_enabled) {
			enable_irq_wake(irq);
			twl_rtc->wake_enabled = true;
		}
	} else {
		ret = mask_rtc_irq_bit(twl_rtc,
				       BIT_RTC_INTERRUPTS_REG_IT_ALARM_M);
		if (twl_rtc->wake_enabled) {
			disable_irq_wake(irq);
			twl_rtc->wake_enabled = false;
		}
	}
	return ret;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp | 
| Kevin Hilman | 56 | 46.28% | 1 | 20.00% | 
| David Brownell | 32 | 26.45% | 1 | 20.00% | 
| Nicolae Rosia | 26 | 21.49% | 1 | 20.00% | 
| Alessandro Zummo | 6 | 4.96% | 1 | 20.00% | 
| Balaji T K | 1 | 0.83% | 1 | 20.00% | 
| Total | 121 | 100.00% | 5 | 100.00% | 
/*
 * Gets current TWL RTC time and date parameters.
 *
 * The RTC's time/alarm representation is not what gmtime(3) requires
 * Linux to use:
 *
 *  - Months are 1..12 vs Linux 0-11
 *  - Years are 0..99 vs Linux 1900..N (we assume 21st century)
 */
static int twl_rtc_read_time(struct device *dev, struct rtc_time *tm)
{
	struct twl_rtc *twl_rtc = dev_get_drvdata(dev);
	unsigned char rtc_data[ALL_TIME_REGS];
	int ret;
	u8 save_control;
	u8 rtc_control;
	ret = twl_rtc_read_u8(twl_rtc, &save_control, REG_RTC_CTRL_REG);
	if (ret < 0) {
		dev_err(dev, "%s: reading CTRL_REG, error %d\n", __func__, ret);
		return ret;
	}
	/* for twl6030/32 make sure BIT_RTC_CTRL_REG_GET_TIME_M is clear */
	if (twl_rtc->class == TWL_6030) {
		if (save_control & BIT_RTC_CTRL_REG_GET_TIME_M) {
			save_control &= ~BIT_RTC_CTRL_REG_GET_TIME_M;
			ret = twl_rtc_write_u8(twl_rtc, save_control,
					       REG_RTC_CTRL_REG);
			if (ret < 0) {
				dev_err(dev, "%s clr GET_TIME, error %d\n",
					__func__, ret);
				return ret;
			}
		}
	}
	/* Copy RTC counting registers to static registers or latches */
	rtc_control = save_control | BIT_RTC_CTRL_REG_GET_TIME_M;
	/* for twl6030/32 enable read access to static shadowed registers */
	if (twl_rtc->class == TWL_6030)
		rtc_control |= BIT_RTC_CTRL_REG_RTC_V_OPT;
	ret = twl_rtc_write_u8(twl_rtc, rtc_control, REG_RTC_CTRL_REG);
	if (ret < 0) {
		dev_err(dev, "%s: writing CTRL_REG, error %d\n", __func__, ret);
		return ret;
	}
	ret = twl_i2c_read(TWL_MODULE_RTC, rtc_data,
			(twl_rtc->reg_map[REG_SECONDS_REG]), ALL_TIME_REGS);
	if (ret < 0) {
		dev_err(dev, "%s: reading data, error %d\n", __func__, ret);
		return ret;
	}
	/* for twl6030 restore original state of rtc control register */
	if (twl_rtc->class == TWL_6030) {
		ret = twl_rtc_write_u8(twl_rtc, save_control, REG_RTC_CTRL_REG);
		if (ret < 0) {
			dev_err(dev, "%s: restore CTRL_REG, error %d\n",
				__func__, ret);
			return ret;
		}
	}
	tm->tm_sec = bcd2bin(rtc_data[0]);
	tm->tm_min = bcd2bin(rtc_data[1]);
	tm->tm_hour = bcd2bin(rtc_data[2]);
	tm->tm_mday = bcd2bin(rtc_data[3]);
	tm->tm_mon = bcd2bin(rtc_data[4]) - 1;
	tm->tm_year = bcd2bin(rtc_data[5]) + 100;
	return ret;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp | 
| David Brownell | 175 | 49.86% | 1 | 16.67% | 
| Konstantin Shlyakhovoy | 131 | 37.32% | 1 | 16.67% | 
| Nicolae Rosia | 36 | 10.26% | 1 | 16.67% | 
| Balaji T K | 9 | 2.56% | 3 | 50.00% | 
| Total | 351 | 100.00% | 6 | 100.00% | 
static int twl_rtc_set_time(struct device *dev, struct rtc_time *tm)
{
	struct twl_rtc *twl_rtc = dev_get_drvdata(dev);
	unsigned char save_control;
	unsigned char rtc_data[ALL_TIME_REGS];
	int ret;
	rtc_data[0] = bin2bcd(tm->tm_sec);
	rtc_data[1] = bin2bcd(tm->tm_min);
	rtc_data[2] = bin2bcd(tm->tm_hour);
	rtc_data[3] = bin2bcd(tm->tm_mday);
	rtc_data[4] = bin2bcd(tm->tm_mon + 1);
	rtc_data[5] = bin2bcd(tm->tm_year - 100);
	/* Stop RTC while updating the TC registers */
	ret = twl_rtc_read_u8(twl_rtc, &save_control, REG_RTC_CTRL_REG);
	if (ret < 0)
		goto out;
	save_control &= ~BIT_RTC_CTRL_REG_STOP_RTC_M;
	ret = twl_rtc_write_u8(twl_rtc, save_control, REG_RTC_CTRL_REG);
	if (ret < 0)
		goto out;
	/* update all the time registers in one shot */
	ret = twl_i2c_write(TWL_MODULE_RTC, rtc_data,
		(twl_rtc->reg_map[REG_SECONDS_REG]), ALL_TIME_REGS);
	if (ret < 0) {
		dev_err(dev, "rtc_set_time error %d\n", ret);
		goto out;
	}
	/* Start back RTC */
	save_control |= BIT_RTC_CTRL_REG_STOP_RTC_M;
	ret = twl_rtc_write_u8(twl_rtc, save_control, REG_RTC_CTRL_REG);
out:
	return ret;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp | 
| David Brownell | 188 | 83.56% | 1 | 14.29% | 
| Nicolae Rosia | 19 | 8.44% | 1 | 14.29% | 
| Balaji T K | 10 | 4.44% | 3 | 42.86% | 
| Peter Ujfalusi | 6 | 2.67% | 1 | 14.29% | 
| Jesper Juhl | 2 | 0.89% | 1 | 14.29% | 
| Total | 225 | 100.00% | 7 | 100.00% | 
/*
 * Gets current TWL RTC alarm time.
 */
static int twl_rtc_read_alarm(struct device *dev, struct rtc_wkalrm *alm)
{
	struct twl_rtc *twl_rtc = dev_get_drvdata(dev);
	unsigned char rtc_data[ALL_TIME_REGS];
	int ret;
	ret = twl_i2c_read(TWL_MODULE_RTC, rtc_data,
			twl_rtc->reg_map[REG_ALARM_SECONDS_REG], ALL_TIME_REGS);
	if (ret < 0) {
		dev_err(dev, "rtc_read_alarm error %d\n", ret);
		return ret;
	}
	/* some of these fields may be wildcard/"match all" */
	alm->time.tm_sec = bcd2bin(rtc_data[0]);
	alm->time.tm_min = bcd2bin(rtc_data[1]);
	alm->time.tm_hour = bcd2bin(rtc_data[2]);
	alm->time.tm_mday = bcd2bin(rtc_data[3]);
	alm->time.tm_mon = bcd2bin(rtc_data[4]) - 1;
	alm->time.tm_year = bcd2bin(rtc_data[5]) + 100;
	/* report cached alarm enable state */
	if (twl_rtc->rtc_irq_bits & BIT_RTC_INTERRUPTS_REG_IT_ALARM_M)
		alm->enabled = 1;
	return ret;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp | 
| David Brownell | 161 | 88.95% | 1 | 20.00% | 
| Nicolae Rosia | 15 | 8.29% | 1 | 20.00% | 
| Balaji T K | 5 | 2.76% | 3 | 60.00% | 
| Total | 181 | 100.00% | 5 | 100.00% | 
static int twl_rtc_set_alarm(struct device *dev, struct rtc_wkalrm *alm)
{
	struct twl_rtc *twl_rtc = dev_get_drvdata(dev);
	unsigned char alarm_data[ALL_TIME_REGS];
	int ret;
	ret = twl_rtc_alarm_irq_enable(dev, 0);
	if (ret)
		goto out;
	alarm_data[0] = bin2bcd(alm->time.tm_sec);
	alarm_data[1] = bin2bcd(alm->time.tm_min);
	alarm_data[2] = bin2bcd(alm->time.tm_hour);
	alarm_data[3] = bin2bcd(alm->time.tm_mday);
	alarm_data[4] = bin2bcd(alm->time.tm_mon + 1);
	alarm_data[5] = bin2bcd(alm->time.tm_year - 100);
	/* update all the alarm registers in one shot */
	ret = twl_i2c_write(TWL_MODULE_RTC, alarm_data,
			twl_rtc->reg_map[REG_ALARM_SECONDS_REG], ALL_TIME_REGS);
	if (ret) {
		dev_err(dev, "rtc_set_alarm error %d\n", ret);
		goto out;
	}
	if (alm->enabled)
		ret = twl_rtc_alarm_irq_enable(dev, 1);
out:
	return ret;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp | 
| David Brownell | 167 | 84.77% | 1 | 14.29% | 
| Nicolae Rosia | 13 | 6.60% | 1 | 14.29% | 
| Balaji T K | 7 | 3.55% | 3 | 42.86% | 
| Peter Ujfalusi | 6 | 3.05% | 1 | 14.29% | 
| Alessandro Zummo | 4 | 2.03% | 1 | 14.29% | 
| Total | 197 | 100.00% | 7 | 100.00% | 
static irqreturn_t twl_rtc_interrupt(int irq, void *data)
{
	struct twl_rtc *twl_rtc = data;
	unsigned long events;
	int ret = IRQ_NONE;
	int res;
	u8 rd_reg;
	res = twl_rtc_read_u8(twl_rtc, &rd_reg, REG_RTC_STATUS_REG);
	if (res)
		goto out;
	/*
         * Figure out source of interrupt: ALARM or TIMER in RTC_STATUS_REG.
         * only one (ALARM or RTC) interrupt source may be enabled
         * at time, we also could check our results
         * by reading RTS_INTERRUPTS_REGISTER[IT_TIMER,IT_ALARM]
         */
	if (rd_reg & BIT_RTC_STATUS_REG_ALARM_M)
		events = RTC_IRQF | RTC_AF;
	else
		events = RTC_IRQF | RTC_PF;
	res = twl_rtc_write_u8(twl_rtc, BIT_RTC_STATUS_REG_ALARM_M,
			       REG_RTC_STATUS_REG);
	if (res)
		goto out;
	if (twl_rtc->class == TWL_4030) {
		/* Clear on Read enabled. RTC_IT bit of TWL4030_INT_PWR_ISR1
                 * needs 2 reads to clear the interrupt. One read is done in
                 * do_twl_pwrirq(). Doing the second read, to clear
                 * the bit.
                 *
                 * FIXME the reason PWR_ISR1 needs an extra read is that
                 * RTC_IF retriggered until we cleared REG_ALARM_M above.
                 * But re-reading like this is a bad hack; by doing so we
                 * risk wrongly clearing status for some other IRQ (losing
                 * the interrupt).  Be smarter about handling RTC_UF ...
                 */
		res = twl_i2c_read_u8(TWL4030_MODULE_INT,
			&rd_reg, TWL4030_INT_PWR_ISR1);
		if (res)
			goto out;
	}
	/* Notify RTC core on event */
	rtc_update_irq(twl_rtc->rtc, 1, events);
	ret = IRQ_HANDLED;
out:
	return ret;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp | 
| David Brownell | 111 | 77.62% | 1 | 16.67% | 
| Nicolae Rosia | 19 | 13.29% | 1 | 16.67% | 
| Balaji T K | 10 | 6.99% | 3 | 50.00% | 
| Venu Byravarasu | 3 | 2.10% | 1 | 16.67% | 
| Total | 143 | 100.00% | 6 | 100.00% | 
static const struct rtc_class_ops twl_rtc_ops = {
	.read_time	= twl_rtc_read_time,
	.set_time	= twl_rtc_set_time,
	.read_alarm	= twl_rtc_read_alarm,
	.set_alarm	= twl_rtc_set_alarm,
	.alarm_irq_enable = twl_rtc_alarm_irq_enable,
};
/*----------------------------------------------------------------------*/
static int twl_rtc_probe(struct platform_device *pdev)
{
	struct twl_rtc *twl_rtc;
	struct device_node *np = pdev->dev.of_node;
	int ret = -EINVAL;
	int irq = platform_get_irq(pdev, 0);
	u8 rd_reg;
	if (!np) {
		dev_err(&pdev->dev, "no DT info\n");
		return -EINVAL;
	}
	if (irq <= 0)
		return ret;
	twl_rtc = devm_kzalloc(&pdev->dev, sizeof(*twl_rtc), GFP_KERNEL);
	if (!twl_rtc)
		return -ENOMEM;
	if (twl_class_is_4030()) {
		twl_rtc->class = TWL_4030;
		twl_rtc->reg_map = (u8 *)twl4030_rtc_reg_map;
	} else if (twl_class_is_6030()) {
		twl_rtc->class = TWL_6030;
		twl_rtc->reg_map = (u8 *)twl6030_rtc_reg_map;
	} else {
		dev_err(&pdev->dev, "TWL Class not supported.\n");
		return -EINVAL;
	}
	ret = twl_rtc_read_u8(twl_rtc, &rd_reg, REG_RTC_STATUS_REG);
	if (ret < 0)
		return ret;
	if (rd_reg & BIT_RTC_STATUS_REG_POWER_UP_M)
		dev_warn(&pdev->dev, "Power up reset detected.\n");
	if (rd_reg & BIT_RTC_STATUS_REG_ALARM_M)
		dev_warn(&pdev->dev, "Pending Alarm interrupt detected.\n");
	/* Clear RTC Power up reset and pending alarm interrupts */
	ret = twl_rtc_write_u8(twl_rtc, rd_reg, REG_RTC_STATUS_REG);
	if (ret < 0)
		return ret;
	if (twl_rtc->class == TWL_6030) {
		twl6030_interrupt_unmask(TWL6030_RTC_INT_MASK,
			REG_INT_MSK_LINE_A);
		twl6030_interrupt_unmask(TWL6030_RTC_INT_MASK,
			REG_INT_MSK_STS_A);
	}
	dev_info(&pdev->dev, "Enabling TWL-RTC\n");
	ret = twl_rtc_write_u8(twl_rtc, BIT_RTC_CTRL_REG_STOP_RTC_M,
			       REG_RTC_CTRL_REG);
	if (ret < 0)
		return ret;
	/* ensure interrupts are disabled, bootloaders can be strange */
	ret = twl_rtc_write_u8(twl_rtc, 0, REG_RTC_INTERRUPTS_REG);
	if (ret < 0)
		dev_warn(&pdev->dev, "unable to disable interrupt\n");
	/* init cached IRQ enable bits */
	ret = twl_rtc_read_u8(twl_rtc, &twl_rtc->rtc_irq_bits,
			      REG_RTC_INTERRUPTS_REG);
	if (ret < 0)
		return ret;
	platform_set_drvdata(pdev, twl_rtc);
	device_init_wakeup(&pdev->dev, 1);
	twl_rtc->rtc = devm_rtc_device_register(&pdev->dev, pdev->name,
					&twl_rtc_ops, THIS_MODULE);
	if (IS_ERR(twl_rtc->rtc)) {
		dev_err(&pdev->dev, "can't register RTC device, err %ld\n",
			PTR_ERR(twl_rtc->rtc));
		return PTR_ERR(twl_rtc->rtc);
	}
	ret = devm_request_threaded_irq(&pdev->dev, irq, NULL,
					twl_rtc_interrupt,
					IRQF_TRIGGER_RISING | IRQF_ONESHOT,
					dev_name(&twl_rtc->rtc->dev), twl_rtc);
	if (ret < 0) {
		dev_err(&pdev->dev, "IRQ is not free.\n");
		return ret;
	}
	return 0;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp | 
| Nicolae Rosia | 141 | 29.56% | 2 | 15.38% | 
| David Brownell | 139 | 29.14% | 1 | 7.69% | 
| Todd Android Poynor | 79 | 16.56% | 1 | 7.69% | 
| Jingoo Han | 34 | 7.13% | 1 | 7.69% | 
| Kevin Hilman | 28 | 5.87% | 2 | 15.38% | 
| Balaji T K | 24 | 5.03% | 2 | 15.38% | 
| Peter Ujfalusi | 19 | 3.98% | 1 | 7.69% | 
| Grygorii Strashko | 10 | 2.10% | 1 | 7.69% | 
| Venu Byravarasu | 2 | 0.42% | 1 | 7.69% | 
| Anton Vorontsov | 1 | 0.21% | 1 | 7.69% | 
| Total | 477 | 100.00% | 13 | 100.00% | 
/*
 * Disable all TWL RTC module interrupts.
 * Sets status flag to free.
 */
static int twl_rtc_remove(struct platform_device *pdev)
{
	struct twl_rtc *twl_rtc = platform_get_drvdata(pdev);
	/* leave rtc running, but disable irqs */
	mask_rtc_irq_bit(twl_rtc, BIT_RTC_INTERRUPTS_REG_IT_ALARM_M);
	mask_rtc_irq_bit(twl_rtc, BIT_RTC_INTERRUPTS_REG_IT_TIMER_M);
	if (twl_rtc->class == TWL_6030) {
		twl6030_interrupt_mask(TWL6030_RTC_INT_MASK,
			REG_INT_MSK_LINE_A);
		twl6030_interrupt_mask(TWL6030_RTC_INT_MASK,
			REG_INT_MSK_STS_A);
	}
	return 0;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp | 
| David Brownell | 24 | 38.10% | 1 | 25.00% | 
| Balaji T K | 20 | 31.75% | 2 | 50.00% | 
| Nicolae Rosia | 19 | 30.16% | 1 | 25.00% | 
| Total | 63 | 100.00% | 4 | 100.00% | 
static void twl_rtc_shutdown(struct platform_device *pdev)
{
	struct twl_rtc *twl_rtc = platform_get_drvdata(pdev);
	/* mask timer interrupts, but leave alarm interrupts on to enable
           power-on when alarm is triggered */
	mask_rtc_irq_bit(twl_rtc, BIT_RTC_INTERRUPTS_REG_IT_TIMER_M);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp | 
| David Brownell | 15 | 51.72% | 1 | 25.00% | 
| Nicolae Rosia | 12 | 41.38% | 1 | 25.00% | 
| Balaji T K | 1 | 3.45% | 1 | 25.00% | 
| Matti Halme | 1 | 3.45% | 1 | 25.00% | 
| Total | 29 | 100.00% | 4 | 100.00% | 
#ifdef CONFIG_PM_SLEEP
static int twl_rtc_suspend(struct device *dev)
{
	struct twl_rtc *twl_rtc = dev_get_drvdata(dev);
	twl_rtc->irqstat = twl_rtc->rtc_irq_bits;
	mask_rtc_irq_bit(twl_rtc, BIT_RTC_INTERRUPTS_REG_IT_TIMER_M);
	return 0;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp | 
| David Brownell | 20 | 51.28% | 1 | 25.00% | 
| Nicolae Rosia | 16 | 41.03% | 1 | 25.00% | 
| Jingoo Han | 2 | 5.13% | 1 | 25.00% | 
| Balaji T K | 1 | 2.56% | 1 | 25.00% | 
| Total | 39 | 100.00% | 4 | 100.00% | 
static int twl_rtc_resume(struct device *dev)
{
	struct twl_rtc *twl_rtc = dev_get_drvdata(dev);
	set_rtc_irq_bit(twl_rtc, twl_rtc->irqstat);
	return 0;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp | 
| David Brownell | 16 | 48.48% | 1 | 25.00% | 
| Nicolae Rosia | 14 | 42.42% | 1 | 25.00% | 
| Jingoo Han | 2 | 6.06% | 1 | 25.00% | 
| Balaji T K | 1 | 3.03% | 1 | 25.00% | 
| Total | 33 | 100.00% | 4 | 100.00% | 
#endif
static SIMPLE_DEV_PM_OPS(twl_rtc_pm_ops, twl_rtc_suspend, twl_rtc_resume);
static const struct of_device_id twl_rtc_of_match[] = {
	{.compatible = "ti,twl4030-rtc", },
	{ },
};
MODULE_DEVICE_TABLE(of, twl_rtc_of_match);
static struct platform_driver twl4030rtc_driver = {
	.probe		= twl_rtc_probe,
	.remove		= twl_rtc_remove,
	.shutdown	= twl_rtc_shutdown,
	.driver		= {
		.name		= "twl_rtc",
		.pm		= &twl_rtc_pm_ops,
		.of_match_table = twl_rtc_of_match,
        },
};
module_platform_driver(twl4030rtc_driver);
MODULE_AUTHOR("Texas Instruments, MontaVista Software");
MODULE_LICENSE("GPL");
Overall Contributors
| Person | Tokens | Prop | Commits | CommitProp | 
| David Brownell | 1409 | 52.15% | 1 | 3.33% | 
| Nicolae Rosia | 419 | 15.51% | 2 | 6.67% | 
| Balaji T K | 377 | 13.95% | 3 | 10.00% | 
| Konstantin Shlyakhovoy | 135 | 5.00% | 1 | 3.33% | 
| Kevin Hilman | 84 | 3.11% | 3 | 10.00% | 
| Todd Android Poynor | 79 | 2.92% | 1 | 3.33% | 
| Jingoo Han | 55 | 2.04% | 2 | 6.67% | 
| Peter Ujfalusi | 32 | 1.18% | 3 | 10.00% | 
| Benoît Cousson | 30 | 1.11% | 1 | 3.33% | 
| Venu Byravarasu | 28 | 1.04% | 3 | 10.00% | 
| Alessandro Zummo | 21 | 0.78% | 1 | 3.33% | 
| Grygorii Strashko | 10 | 0.37% | 1 | 3.33% | 
| Joe Perches | 9 | 0.33% | 1 | 3.33% | 
| Anton Vorontsov | 4 | 0.15% | 1 | 3.33% | 
| Sachin Kamat | 3 | 0.11% | 1 | 3.33% | 
| Jesper Juhl | 2 | 0.07% | 1 | 3.33% | 
| Tobias Klauser | 2 | 0.07% | 1 | 3.33% | 
| Matti Halme | 1 | 0.04% | 1 | 3.33% | 
| Santosh Shilimkar | 1 | 0.04% | 1 | 3.33% | 
| Julia Lawall | 1 | 0.04% | 1 | 3.33% | 
| Total | 2702 | 100.00% | 30 | 100.00% | 
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.