Release 4.12 include/soc/tegra/flowctrl.h

/*
 * Functions and macros to control the flowcontroller
 *
 * Copyright (c) 2010-2012, NVIDIA Corporation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms and conditions of the GNU General Public License,
 * version 2, as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 */

#ifndef __SOC_TEGRA_FLOWCTRL_H__

#define __SOC_TEGRA_FLOWCTRL_H__


#define FLOW_CTRL_HALT_CPU0_EVENTS	0x0

#define FLOW_CTRL_WAITEVENT		(2 << 29)

#define FLOW_CTRL_WAIT_FOR_INTERRUPT	(4 << 29)

#define FLOW_CTRL_JTAG_RESUME		(1 << 28)

#define FLOW_CTRL_SCLK_RESUME		(1 << 27)

#define FLOW_CTRL_HALT_CPU_IRQ		(1 << 10)

#define	FLOW_CTRL_HALT_CPU_FIQ		(1 << 8)

#define FLOW_CTRL_HALT_LIC_IRQ		(1 << 11)

#define FLOW_CTRL_HALT_LIC_FIQ		(1 << 10)

#define FLOW_CTRL_HALT_GIC_IRQ		(1 << 9)

#define FLOW_CTRL_HALT_GIC_FIQ		(1 << 8)

#define FLOW_CTRL_CPU0_CSR		0x8

#define	FLOW_CTRL_CSR_INTR_FLAG		(1 << 15)

#define FLOW_CTRL_CSR_EVENT_FLAG	(1 << 14)

#define FLOW_CTRL_CSR_ENABLE_EXT_CRAIL	(1 << 13)

#define FLOW_CTRL_CSR_ENABLE_EXT_NCPU	(1 << 12)

#define FLOW_CTRL_CSR_ENABLE_EXT_MASK ( \
                FLOW_CTRL_CSR_ENABLE_EXT_NCPU | \
                FLOW_CTRL_CSR_ENABLE_EXT_CRAIL)

#define FLOW_CTRL_CSR_ENABLE		(1 << 0)

#define FLOW_CTRL_HALT_CPU1_EVENTS	0x14

#define FLOW_CTRL_CPU1_CSR		0x18


#define TEGRA20_FLOW_CTRL_CSR_WFE_CPU0		(1 << 4)

#define TEGRA20_FLOW_CTRL_CSR_WFE_BITMAP	(3 << 4)

#define TEGRA20_FLOW_CTRL_CSR_WFI_BITMAP	0


#define TEGRA30_FLOW_CTRL_CSR_WFI_CPU0		(1 << 8)

#define TEGRA30_FLOW_CTRL_CSR_WFE_BITMAP	(0xF << 4)

#define TEGRA30_FLOW_CTRL_CSR_WFI_BITMAP	(0xF << 8)

#ifndef __ASSEMBLY__
#ifdef CONFIG_SOC_TEGRA_FLOWCTRL
u32 flowctrl_read_cpu_csr(unsigned int cpuid);
void flowctrl_write_cpu_csr(unsigned int cpuid, u32 value);
void flowctrl_write_cpu_halt(unsigned int cpuid, u32 value);

void flowctrl_cpu_suspend_enter(unsigned int cpuid);
void flowctrl_cpu_suspend_exit(unsigned int cpuid);
#else


static inline u32 flowctrl_read_cpu_csr(unsigned int cpuid)
{
	return 0;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Jon Hunter
14
100.00%
1
100.00%
Total
14
100.00%
1
100.00%



static inline void flowctrl_write_cpu_csr(unsigned int cpuid, u32 value)
{
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Jon Hunter
11
84.62%
1
50.00%
Thierry Reding
2
15.38%
1
50.00%
Total
13
100.00%
2
100.00%



static inline void flowctrl_write_cpu_halt(unsigned int cpuid, u32 value) {}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Jon Hunter
11
84.62%
1
50.00%
Thierry Reding
2
15.38%
1
50.00%
Total
13
100.00%
2
100.00%



static inline void flowctrl_cpu_suspend_enter(unsigned int cpuid)
{
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Jon Hunter
10
100.00%
1
100.00%
Total
10
100.00%
1
100.00%



static inline void flowctrl_cpu_suspend_exit(unsigned int cpuid)
{
}
Contributors
Person
Tokens
Prop
Commits
CommitProp
Jon Hunter
10
100.00%
1
100.00%
Total
10
100.00%
1
100.00%

#endif /* CONFIG_SOC_TEGRA_FLOWCTRL */
#endif /* __ASSEMBLY */
#endif /* __SOC_TEGRA_FLOWCTRL_H__ */
Overall Contributors
Person
Tokens
Prop
Commits
CommitProp
Peter 'p2' De Schrijver
81
34.62%
2
20.00%
Joseph Lo
80
34.19%
6
60.00%
Jon Hunter
69
29.49%
1
10.00%
Thierry Reding
4
1.71%
1
10.00%
Total
234
100.00%
10
100.00%
Directory: include/soc/tegra

Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.