/* * drivers/video/clgenfb.h - Cirrus Logic chipset constants * * Copyright 1999 Jeff Garzik <jgarzik@pobox.com> * * Original clgenfb author: Frank Neumann * * Based on retz3fb.c and clgen.c: * Copyright (C) 1997 Jes Sorensen * Copyright (C) 1996 Frank Neumann * *************************************************************** * * Format this code with GNU indent '-kr -i8 -pcs' options. * * This file is subject to the terms and conditions of the GNU General Public * License. See the file COPYING in the main directory of this archive * for more details. * */ #ifndef __CLGENFB_H__ #define __CLGENFB_H__ /* OLD COMMENT: definitions for Piccolo/SD64 VGA controller chip */ /* OLD COMMENT: these definitions might most of the time also work */ /* OLD COMMENT: for other CL-GD542x/543x based boards.. */ /*** External/General Registers ***/ #define CL_POS102 0x102 /* POS102 register */ #define CL_VSSM 0x46e8 /* Adapter Sleep */ #define CL_VSSM2 0x3c3 /* Motherboard Sleep */ /*** VGA Sequencer Registers ***/ /* the following are from the "extension registers" group */ #define CL_SEQR6 0x6 /* Unlock ALL Extensions */ #define CL_SEQR7 0x7 /* Extended Sequencer Mode */ #define CL_SEQR8 0x8 /* EEPROM Control */ #define CL_SEQR9 0x9 /* Scratch Pad 0 (do not access!) */ #define CL_SEQRA 0xa /* Scratch Pad 1 (do not access!) */ #define CL_SEQRB 0xb /* VCLK0 Numerator */ #define CL_SEQRC 0xc /* VCLK1 Numerator */ #define CL_SEQRD 0xd /* VCLK2 Numerator */ #define CL_SEQRE 0xe /* VCLK3 Numerator */ #define CL_SEQRF 0xf /* DRAM Control */ #define CL_SEQR10 0x10 /* Graphics Cursor X Position */ #define CL_SEQR11 0x11 /* Graphics Cursor Y Position */ #define CL_SEQR12 0x12 /* Graphics Cursor Attributes */ #define CL_SEQR13 0x13 /* Graphics Cursor Pattern Address Offset */ #define CL_SEQR14 0x14 /* Scratch Pad 2 (CL-GD5426/'28 Only) (do not access!) */ #define CL_SEQR15 0x15 /* Scratch Pad 3 (CL-GD5426/'28 Only) (do not access!) */ #define CL_SEQR16 0x16 /* Performance Tuning (CL-GD5424/'26/'28 Only) */ #define CL_SEQR17 0x17 /* Configuration ReadBack and Extended Control (CL-GF5428 Only) */ #define CL_SEQR18 0x18 /* Signature Generator Control (Not CL-GD5420) */ #define CL_SEQR19 0x19 /* Signature Generator Result Low Byte (Not CL-GD5420) */ #define CL_SEQR1A 0x1a /* Signature Generator Result High Byte (Not CL-GD5420) */ #define CL_SEQR1B 0x1b /* VCLK0 Denominator and Post-Scalar Value */ #define CL_SEQR1C 0x1c /* VCLK1 Denominator and Post-Scalar Value */ #define CL_SEQR1D 0x1d /* VCLK2 Denominator and Post-Scalar Value */ #define CL_SEQR1E 0x1e /* VCLK3 Denominator and Post-Scalar Value */ #define CL_SEQR1F 0x1f /* BIOS ROM write enable and MCLK Select */ /*** CRT Controller Registers ***/ #define CL_CRT22 0x22 /* Graphics Data Latches ReadBack */ #define CL_CRT24 0x24 /* Attribute Controller Toggle ReadBack */ #define CL_CRT26 0x26 /* Attribute Controller Index ReadBack */ /* the following are from the "extension registers" group */ #define CL_CRT19 0x19 /* Interlace End */ #define CL_CRT1A 0x1a /* Interlace Control */ #define CL_CRT1B 0x1b /* Extended Display Controls */ #define CL_CRT1C 0x1c /* Sync adjust and genlock register */ #define CL_CRT1D 0x1d /* Overlay Extended Control register */ #define CL_CRT1E 0x1e /* Another overflow register */ #define CL_CRT25 0x25 /* Part Status Register */ #define CL_CRT27 0x27 /* ID Register */ #define CL_CRT51 0x51 /* P4 disable "flicker fixer" */ /*** Graphics Controller Registers ***/ /* the following are from the "extension registers" group */ #define CL_GR9 0x9 /* Offset Register 0 */ #define CL_GRA 0xa /* Offset Register 1 */ #define CL_GRB 0xb /* Graphics Controller Mode Extensions */ #define CL_GRC 0xc /* Color Key (CL-GD5424/'26/'28 Only) */ #define CL_GRD 0xd /* Color Key Mask (CL-GD5424/'26/'28 Only) */ #define CL_GRE 0xe /* Miscellaneous Control (Cl-GD5428 Only) */ #define CL_GRF 0xf /* Display Compression Control register */ #define CL_GR10 0x10 /* 16-bit Pixel BG Color High Byte (Not CL-GD5420) */ #define CL_GR11 0x11 /* 16-bit Pixel FG Color High Byte (Not CL-GD5420) */ #define CL_GR12 0x12 /* Background Color Byte 2 Register */ #define CL_GR13 0x13 /* Foreground Color Byte 2 Register */ #define CL_GR14 0x14 /* Background Color Byte 3 Register */ #define CL_GR15 0x15 /* Foreground Color Byte 3 Register */ /* the following are CL-GD5426/'28 specific blitter registers */ #define CL_GR20 0x20 /* BLT Width Low */ #define CL_GR21 0x21 /* BLT Width High */ #define CL_GR22 0x22 /* BLT Height Low */ #define CL_GR23 0x23 /* BLT Height High */ #define CL_GR24 0x24 /* BLT Destination Pitch Low */ #define CL_GR25 0x25 /* BLT Destination Pitch High */ #define CL_GR26 0x26 /* BLT Source Pitch Low */ #define CL_GR27 0x27 /* BLT Source Pitch High */ #define CL_GR28 0x28 /* BLT Destination Start Low */ #define CL_GR29 0x29 /* BLT Destination Start Mid */ #define CL_GR2A 0x2a /* BLT Destination Start High */ #define CL_GR2C 0x2c /* BLT Source Start Low */ #define CL_GR2D 0x2d /* BLT Source Start Mid */ #define CL_GR2E 0x2e /* BLT Source Start High */ #define CL_GR2F 0x2f /* Picasso IV Blitter compat mode..? */ #define CL_GR30 0x30 /* BLT Mode */ #define CL_GR31 0x31 /* BLT Start/Status */ #define CL_GR32 0x32 /* BLT Raster Operation */ #define CL_GR33 0x33 /* another P4 "compat" register.. */ #define CL_GR34 0x34 /* Transparent Color Select Low */ #define CL_GR35 0x35 /* Transparent Color Select High */ #define CL_GR38 0x38 /* Source Transparent Color Mask Low */ #define CL_GR39 0x39 /* Source Transparent Color Mask High */ /*** Attribute Controller Registers ***/ #define CL_AR33 0x33 /* The "real" Pixel Panning register (?) */ #define CL_AR34 0x34 /* TEST */ #endif /* __CLGENFB_H__ */Overall Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Linus Torvalds (pre-git) | 411 | 98.56% | 3 | 60.00% |
| Krzysztof Helt | 5 | 1.20% | 1 | 20.00% |
| Jeff Garzik | 1 | 0.24% | 1 | 20.00% |
| Total | 417 | 100.00% | 5 | 100.00% |