Release 4.14 arch/arm64/include/asm/dma-mapping.h
/*
* Copyright (C) 2012 ARM Ltd.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2 as
* published by the Free Software Foundation.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/>.
*/
#ifndef __ASM_DMA_MAPPING_H
#define __ASM_DMA_MAPPING_H
#ifdef __KERNEL__
#include <linux/types.h>
#include <linux/vmalloc.h>
#include <xen/xen.h>
#include <asm/xen/hypervisor.h>
extern const struct dma_map_ops dummy_dma_ops;
static inline const struct dma_map_ops *get_arch_dma_ops(struct bus_type *bus)
{
/*
* We expect no ISA devices, and all other DMA masters are expected to
* have someone call arch_setup_dma_ops at device creation time.
*/
return &dummy_dma_ops;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Stefano Stabellini | 16 | 80.00% | 2 | 50.00% |
| Bart Van Assche | 4 | 20.00% | 2 | 50.00% |
| Total | 20 | 100.00% | 4 | 100.00% |
void arch_setup_dma_ops(struct device *dev, u64 dma_base, u64 size,
const struct iommu_ops *iommu, bool coherent);
#define arch_setup_dma_ops arch_setup_dma_ops
#ifdef CONFIG_IOMMU_DMA
void arch_teardown_dma_ops(struct device *dev);
#define arch_teardown_dma_ops arch_teardown_dma_ops
#endif
/* do not use this function in a driver */
static inline bool is_device_dma_coherent(struct device *dev)
{
return dev->archdata.dma_coherent;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Stefano Stabellini | 19 | 100.00% | 1 | 100.00% |
| Total | 19 | 100.00% | 1 | 100.00% |
static inline dma_addr_t phys_to_dma(struct device *dev, phys_addr_t paddr)
{
dma_addr_t dev_addr = (dma_addr_t)paddr;
return dev_addr - ((dma_addr_t)dev->dma_pfn_offset << PAGE_SHIFT);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Catalin Marinas | 20 | 54.05% | 1 | 50.00% |
| Alexander Graf | 17 | 45.95% | 1 | 50.00% |
| Total | 37 | 100.00% | 2 | 100.00% |
static inline phys_addr_t dma_to_phys(struct device *dev, dma_addr_t dev_addr)
{
phys_addr_t paddr = (phys_addr_t)dev_addr;
return paddr + ((phys_addr_t)dev->dma_pfn_offset << PAGE_SHIFT);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Catalin Marinas | 20 | 54.05% | 1 | 50.00% |
| Alexander Graf | 17 | 45.95% | 1 | 50.00% |
| Total | 37 | 100.00% | 2 | 100.00% |
static inline bool dma_capable(struct device *dev, dma_addr_t addr, size_t size)
{
if (!dev->dma_mask)
return false;
return addr + size - 1 <= *dev->dma_mask;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Catalin Marinas | 39 | 97.50% | 1 | 50.00% |
| Joe Perches | 1 | 2.50% | 1 | 50.00% |
| Total | 40 | 100.00% | 2 | 100.00% |
static inline void dma_mark_clean(void *addr, size_t size)
{
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Catalin Marinas | 13 | 100.00% | 1 | 100.00% |
| Total | 13 | 100.00% | 1 | 100.00% |
/* Override for dma_max_pfn() */
static inline unsigned long dma_max_pfn(struct device *dev)
{
dma_addr_t dma_max = (dma_addr_t)*dev->dma_mask;
return (ulong)dma_to_phys(dev, dma_max) >> PAGE_SHIFT;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Alexander Graf | 37 | 100.00% | 1 | 100.00% |
| Total | 37 | 100.00% | 1 | 100.00% |
#define dma_max_pfn(dev) dma_max_pfn(dev)
#endif /* __KERNEL__ */
#endif /* __ASM_DMA_MAPPING_H */
Overall Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Catalin Marinas | 145 | 49.66% | 3 | 23.08% |
| Alexander Graf | 79 | 27.05% | 1 | 7.69% |
| Stefano Stabellini | 40 | 13.70% | 3 | 23.08% |
| Robin Murphy | 20 | 6.85% | 2 | 15.38% |
| Bart Van Assche | 5 | 1.71% | 2 | 15.38% |
| Suravee Suthikulpanit | 2 | 0.68% | 1 | 7.69% |
| Joe Perches | 1 | 0.34% | 1 | 7.69% |
| Total | 292 | 100.00% | 13 | 100.00% |
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.