Release 4.14 arch/blackfin/kernel/cplb-mpu/cplbinit.c

/*
 * Blackfin CPLB initialization
 *
 * Copyright 2008-2009 Analog Devices Inc.
 *
 * Licensed under the GPL-2 or later.
 */

#include <linux/module.h>

#include <asm/blackfin.h>
#include <asm/cplb.h>
#include <asm/cplbinit.h>
#include <asm/mem_map.h>


struct cplb_entry icplb_tbl[NR_CPUS][MAX_CPLBS];

struct cplb_entry dcplb_tbl[NR_CPUS][MAX_CPLBS];



int first_switched_icplb, first_switched_dcplb;

int first_mask_dcplb;



void __init generate_cplb_tables_cpu(unsigned int cpu)
{
	int i_d, i_i;
	unsigned long addr;
	unsigned long d_data, i_data;
	unsigned long d_cache = 0, i_cache = 0;

	printk(KERN_INFO "MPU: setting up cplb tables with memory protection\n");

#ifdef CONFIG_BFIN_EXTMEM_ICACHEABLE
	i_cache = CPLB_L1_CHBL | ANOMALY_05000158_WORKAROUND;
#endif

#ifdef CONFIG_BFIN_EXTMEM_DCACHEABLE
	d_cache = CPLB_L1_CHBL;
#ifdef CONFIG_BFIN_EXTMEM_WRITETHROUGH
	d_cache |= CPLB_L1_AOW | CPLB_WT;
#endif
#endif

	i_d = i_i = 0;

	/* Set up the zero page.  */
	dcplb_tbl[cpu][i_d].addr = 0;
	dcplb_tbl[cpu][i_d++].data = SDRAM_OOPS | PAGE_SIZE_1KB;

	icplb_tbl[cpu][i_i].addr = 0;
	icplb_tbl[cpu][i_i++].data = CPLB_VALID | i_cache | CPLB_USER_RD | PAGE_SIZE_1KB;

	/* Cover kernel memory with 4M pages.  */
	addr = 0;
	d_data = d_cache | CPLB_SUPV_WR | CPLB_VALID | PAGE_SIZE_4MB | CPLB_DIRTY;
	i_data = i_cache | CPLB_VALID | CPLB_PORTPRIO | PAGE_SIZE_4MB;

	for (; addr < memory_start; addr += 4 * 1024 * 1024) {
		dcplb_tbl[cpu][i_d].addr = addr;
		dcplb_tbl[cpu][i_d++].data = d_data;
		icplb_tbl[cpu][i_i].addr = addr;
		icplb_tbl[cpu][i_i++].data = i_data | (addr == 0 ? CPLB_USER_RD : 0);
	}

#ifdef CONFIG_ROMKERNEL
	/* Cover kernel XIP flash area */
	addr = CONFIG_ROM_BASE & ~(4 * 1024 * 1024 - 1);
	dcplb_tbl[cpu][i_d].addr = addr;
	dcplb_tbl[cpu][i_d++].data = d_data | CPLB_USER_RD;
	icplb_tbl[cpu][i_i].addr = addr;
	icplb_tbl[cpu][i_i++].data = i_data | CPLB_USER_RD;
#endif

	/* Cover L1 memory.  One 4M area for code and data each is enough.  */
#if L1_DATA_A_LENGTH > 0 || L1_DATA_B_LENGTH > 0
	dcplb_tbl[cpu][i_d].addr = get_l1_data_a_start_cpu(cpu);
	dcplb_tbl[cpu][i_d++].data = L1_DMEMORY | PAGE_SIZE_4MB;
#endif
#if L1_CODE_LENGTH > 0
	icplb_tbl[cpu][i_i].addr = get_l1_code_start_cpu(cpu);
	icplb_tbl[cpu][i_i++].data = L1_IMEMORY | PAGE_SIZE_4MB;
#endif

	/* Cover L2 memory */
#if L2_LENGTH > 0
	dcplb_tbl[cpu][i_d].addr = L2_START;
	dcplb_tbl[cpu][i_d++].data = L2_DMEMORY;
	icplb_tbl[cpu][i_i].addr = L2_START;
	icplb_tbl[cpu][i_i++].data = L2_IMEMORY;
#endif

	first_mask_dcplb = i_d;
	first_switched_dcplb = i_d + (1 << page_mask_order);
	first_switched_icplb = i_i;

	while (i_d < MAX_CPLBS)
		dcplb_tbl[cpu][i_d++].data = 0;
	while (i_i < MAX_CPLBS)
		icplb_tbl[cpu][i_i++].data = 0;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Bernd Schmidt
310
60.90%
2
22.22%
Barry Song
75
14.73%
1
11.11%
Graf Yang
60
11.79%
1
11.11%
Sonic Zhang
53
10.41%
1
11.11%
Mike Frysinger
6
1.18%
1
11.11%
Jie Zhang
2
0.39%
1
11.11%
Robin Getz
2
0.39%
1
11.11%
André Goddard Rosa
1
0.20%
1
11.11%
Total
509
100.00%
9
100.00%



void __init generate_cplb_tables_all(void)
{
}
Contributors
Person
Tokens
Prop
Commits
CommitProp
Bernd Schmidt
6
85.71%
1
50.00%
Mike Frysinger
1
14.29%
1
50.00%
Total
7
100.00%
2
100.00%

Overall Contributors
Person
Tokens
Prop
Commits
CommitProp
Bernd Schmidt
350
62.50%
3
23.08%
Barry Song
75
13.39%
1
7.69%
Graf Yang
69
12.32%
2
15.38%
Sonic Zhang
53
9.46%
1
7.69%
Mike Frysinger
7
1.25%
2
15.38%
Robin Getz
3
0.54%
2
15.38%
Jie Zhang
2
0.36%
1
7.69%
André Goddard Rosa
1
0.18%
1
7.69%
Total
560
100.00%
13
100.00%
Directory: arch/blackfin/kernel/cplb-mpu

Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.