cregit-Linux how code gets into the kernel

Release 4.14 arch/blackfin/mach-bf561/smp.c

/*
 * Copyright 2007-2009 Analog Devices Inc.
 *               Philippe Gerum <rpm@xenomai.org>
 *
 * Licensed under the GPL-2 or later.
 */

#include <linux/init.h>
#include <linux/kernel.h>
#include <linux/sched.h>
#include <linux/delay.h>
#include <asm/smp.h>
#include <asm/dma.h>
#include <asm/time.h>

static DEFINE_SPINLOCK(boot_lock);

/*
 * platform_init_cpus() - Tell the world about how many cores we
 * have. This is called while setting up the architecture support
 * (setup_arch()), so don't be too demanding here with respect to
 * available kernel services.
 */


void __init platform_init_cpus(void) { struct cpumask mask; cpumask_set_cpu(0, &mask); /* CoreA */ cpumask_set_cpu(1, &mask); /* CoreB */ init_cpu_possible(&mask); }

Contributors

PersonTokensPropCommitsCommitProp
Graf Yang2055.56%150.00%
Motohiro Kosaki1644.44%150.00%
Total36100.00%2100.00%


void __init platform_prepare_cpus(unsigned int max_cpus) { struct cpumask mask; bfin_relocate_coreb_l1_mem(); /* Both cores ought to be present on a bf561! */ cpumask_set_cpu(0, &mask); /* CoreA */ cpumask_set_cpu(1, &mask); /* CoreB */ init_cpu_present(&mask); }

Contributors

PersonTokensPropCommitsCommitProp
Graf Yang2457.14%133.33%
Motohiro Kosaki1638.10%133.33%
Sonic Zhang24.76%133.33%
Total42100.00%3100.00%


int __init setup_profiling_timer(unsigned int multiplier) /* not supported */ { return -EINVAL; }

Contributors

PersonTokensPropCommitsCommitProp
Graf Yang15100.00%1100.00%
Total15100.00%1100.00%


void platform_secondary_init(unsigned int cpu) { /* Clone setup for peripheral interrupt sources from CoreA. */ bfin_write_SICB_IMASK0(bfin_read_SIC_IMASK0()); bfin_write_SICB_IMASK1(bfin_read_SIC_IMASK1()); SSYNC(); /* Clone setup for IARs from CoreA. */ bfin_write_SICB_IAR0(bfin_read_SIC_IAR0()); bfin_write_SICB_IAR1(bfin_read_SIC_IAR1()); bfin_write_SICB_IAR2(bfin_read_SIC_IAR2()); bfin_write_SICB_IAR3(bfin_read_SIC_IAR3()); bfin_write_SICB_IAR4(bfin_read_SIC_IAR4()); bfin_write_SICB_IAR5(bfin_read_SIC_IAR5()); bfin_write_SICB_IAR6(bfin_read_SIC_IAR6()); bfin_write_SICB_IAR7(bfin_read_SIC_IAR7()); bfin_write_SICB_IWR0(IWR_DISABLE_ALL); bfin_write_SICB_IWR1(IWR_DISABLE_ALL); SSYNC(); /* We are done with local CPU inits, unblock the boot CPU. */ spin_lock(&boot_lock); spin_unlock(&boot_lock); }

Contributors

PersonTokensPropCommitsCommitProp
Graf Yang9090.00%266.67%
Mike Frysinger1010.00%133.33%
Total100100.00%3100.00%


int platform_boot_secondary(unsigned int cpu, struct task_struct *idle) { unsigned long timeout; printk(KERN_INFO "Booting Core B.\n"); spin_lock(&boot_lock); if ((bfin_read_SYSCR() & COREB_SRAM_INIT) == 0) { /* CoreB already running, sending ipi to wakeup it */ smp_send_reschedule(cpu); } else { /* Kick CoreB, which should start execution from CORE_SRAM_BASE. */ bfin_write_SYSCR(bfin_read_SYSCR() & ~COREB_SRAM_INIT); SSYNC(); } timeout = jiffies + HZ; /* release the lock and let coreb run */ spin_unlock(&boot_lock); while (time_before(jiffies, timeout)) { if (cpu_online(cpu)) break; udelay(100); barrier(); } if (cpu_online(cpu)) { return 0; } else panic("CPU%u: processor failed to boot\n", cpu); }

Contributors

PersonTokensPropCommitsCommitProp
Graf Yang9979.20%342.86%
Yi Li1512.00%114.29%
Steven Miao75.60%114.29%
Mike Frysinger32.40%114.29%
Bob Liu10.80%114.29%
Total125100.00%7100.00%

static const char supple0[] = "IRQ_SUPPLE_0"; static const char supple1[] = "IRQ_SUPPLE_1";
void __init platform_request_ipi(int irq, void *handler) { int ret; const char *name = (irq == IRQ_SUPPLE_0) ? supple0 : supple1; ret = request_irq(irq, handler, IRQF_PERCPU | IRQF_NO_SUSPEND | IRQF_FORCE_RESUME, name, handler); if (ret) panic("Cannot request %s for IPI service", name); }

Contributors

PersonTokensPropCommitsCommitProp
Graf Yang3354.10%250.00%
Yi Li2439.34%125.00%
Bob Liu46.56%125.00%
Total61100.00%4100.00%


void platform_send_ipi(cpumask_t callmap, int irq) { unsigned int cpu; int offset = (irq == IRQ_SUPPLE_0) ? 6 : 8; for_each_cpu(cpu, &callmap) { BUG_ON(cpu >= 2); SSYNC(); bfin_write_SICB_SYSCR(bfin_read_SICB_SYSCR() | (1 << (offset + cpu))); SSYNC(); } }

Contributors

PersonTokensPropCommitsCommitProp
Graf Yang4670.77%133.33%
Yi Li1726.15%133.33%
Rusty Russell23.08%133.33%
Total65100.00%3100.00%


void platform_send_ipi_cpu(unsigned int cpu, int irq) { int offset = (irq == IRQ_SUPPLE_0) ? 6 : 8; BUG_ON(cpu >= 2); SSYNC(); bfin_write_SICB_SYSCR(bfin_read_SICB_SYSCR() | (1 << (offset + cpu))); SSYNC(); }

Contributors

PersonTokensPropCommitsCommitProp
Graf Yang3768.52%150.00%
Yi Li1731.48%150.00%
Total54100.00%2100.00%


void platform_clear_ipi(unsigned int cpu, int irq) { int offset = (irq == IRQ_SUPPLE_0) ? 10 : 12; BUG_ON(cpu >= 2); SSYNC(); bfin_write_SICB_SYSCR(bfin_read_SICB_SYSCR() | (1 << (offset + cpu))); SSYNC(); }

Contributors

PersonTokensPropCommitsCommitProp
Graf Yang3768.52%150.00%
Yi Li1731.48%150.00%
Total54100.00%2100.00%

/* * Setup core B's local core timer. * In SMP, core timer is used for clock event device. */
void bfin_local_timer_setup(void) { #if defined(CONFIG_TICKSOURCE_CORETMR) struct irq_data *data = irq_get_irq_data(IRQ_CORETMR); struct irq_chip *chip = irq_data_get_irq_chip(data); bfin_coretmr_init(); bfin_coretmr_clockevent_init(); chip->irq_unmask(data); #else /* Power down the core timer, just to play safe. */ bfin_write_TCNTL(0); #endif }

Contributors

PersonTokensPropCommitsCommitProp
Yi Li3358.93%133.33%
Mike Frysinger1526.79%133.33%
Thomas Gleixner814.29%133.33%
Total56100.00%3100.00%


Overall Contributors

PersonTokensPropCommitsCommitProp
Graf Yang42665.14%422.22%
Yi Li14321.87%316.67%
Motohiro Kosaki324.89%15.56%
Mike Frysinger284.28%316.67%
Thomas Gleixner81.22%15.56%
Steven Miao71.07%15.56%
Bob Liu50.76%211.11%
Rusty Russell20.31%15.56%
Sonic Zhang20.31%15.56%
Robin Getz10.15%15.56%
Total654100.00%18100.00%
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.
Created with cregit.