Release 4.14 arch/ia64/include/asm/rwsem.h
/* SPDX-License-Identifier: GPL-2.0 */
/*
* R/W semaphores for ia64
*
* Copyright (C) 2003 Ken Chen <kenneth.w.chen@intel.com>
* Copyright (C) 2003 Asit Mallick <asit.k.mallick@intel.com>
* Copyright (C) 2005 Christoph Lameter <cl@linux.com>
*
* Based on asm-i386/rwsem.h and other architecture implementation.
*
* The MSW of the count is the negated number of active writers and
* waiting lockers, and the LSW is the total number of active locks.
*
* The lock count is initialized to 0 (no active and no waiting lockers).
*
* When a writer subtracts WRITE_BIAS, it'll get 0xffffffff00000001 for
* the case of an uncontended lock. Readers increment by 1 and see a positive
* value when uncontended, negative if there are writers (and maybe) readers
* waiting (in which case it goes to sleep).
*/
#ifndef _ASM_IA64_RWSEM_H
#define _ASM_IA64_RWSEM_H
#ifndef _LINUX_RWSEM_H
#error "Please don't include <asm/rwsem.h> directly, use <linux/rwsem.h> instead."
#endif
#include <asm/intrinsics.h>
#define RWSEM_UNLOCKED_VALUE __IA64_UL_CONST(0x0000000000000000)
#define RWSEM_ACTIVE_BIAS (1L)
#define RWSEM_ACTIVE_MASK (0xffffffffL)
#define RWSEM_WAITING_BIAS (-0x100000000L)
#define RWSEM_ACTIVE_READ_BIAS RWSEM_ACTIVE_BIAS
#define RWSEM_ACTIVE_WRITE_BIAS (RWSEM_WAITING_BIAS + RWSEM_ACTIVE_BIAS)
/*
* lock for reading
*/
static inline void
__down_read (struct rw_semaphore *sem)
{
long result = ia64_fetchadd8_acq((unsigned long *)&sem->count.counter, 1);
if (result < 0)
rwsem_down_read_failed(sem);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Kenneth W. Chen | 24 | 55.81% | 1 | 20.00% |
Suresh B. Siddha | 12 | 27.91% | 1 | 20.00% |
Christoph Lameter | 3 | 6.98% | 1 | 20.00% |
David Mosberger-Tang | 2 | 4.65% | 1 | 20.00% |
Jason Low | 2 | 4.65% | 1 | 20.00% |
Total | 43 | 100.00% | 5 | 100.00% |
/*
* lock for writing
*/
static inline long
___down_write (struct rw_semaphore *sem)
{
long old, new;
do {
old = atomic_long_read(&sem->count);
new = old + RWSEM_ACTIVE_WRITE_BIAS;
} while (atomic_long_cmpxchg_acquire(&sem->count, old, new) != old);
return old;
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Kenneth W. Chen | 44 | 78.57% | 1 | 25.00% |
Michal Hocko | 6 | 10.71% | 1 | 25.00% |
Jason Low | 5 | 8.93% | 1 | 25.00% |
Christoph Lameter | 1 | 1.79% | 1 | 25.00% |
Total | 56 | 100.00% | 4 | 100.00% |
static inline void
__down_write (struct rw_semaphore *sem)
{
if (___down_write(sem))
rwsem_down_write_failed(sem);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Michal Hocko | 15 | 62.50% | 1 | 50.00% |
Kenneth W. Chen | 9 | 37.50% | 1 | 50.00% |
Total | 24 | 100.00% | 2 | 100.00% |
static inline int
__down_write_killable (struct rw_semaphore *sem)
{
if (___down_write(sem))
if (IS_ERR(rwsem_down_write_failed_killable(sem)))
return -EINTR;
return 0;
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Michal Hocko | 36 | 100.00% | 1 | 100.00% |
Total | 36 | 100.00% | 1 | 100.00% |
/*
* unlock after reading
*/
static inline void
__up_read (struct rw_semaphore *sem)
{
long result = ia64_fetchadd8_rel((unsigned long *)&sem->count.counter, -1);
if (result < 0 && (--result & RWSEM_ACTIVE_MASK) == 0)
rwsem_wake(sem);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Kenneth W. Chen | 33 | 62.26% | 1 | 20.00% |
Suresh B. Siddha | 13 | 24.53% | 1 | 20.00% |
Christoph Lameter | 3 | 5.66% | 1 | 20.00% |
Jason Low | 2 | 3.77% | 1 | 20.00% |
David Mosberger-Tang | 2 | 3.77% | 1 | 20.00% |
Total | 53 | 100.00% | 5 | 100.00% |
/*
* unlock after writing
*/
static inline void
__up_write (struct rw_semaphore *sem)
{
long old, new;
do {
old = atomic_long_read(&sem->count);
new = old - RWSEM_ACTIVE_WRITE_BIAS;
} while (atomic_long_cmpxchg_release(&sem->count, old, new) != old);
if (new < 0 && (new & RWSEM_ACTIVE_MASK) == 0)
rwsem_wake(sem);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Kenneth W. Chen | 66 | 91.67% | 1 | 33.33% |
Jason Low | 5 | 6.94% | 1 | 33.33% |
Christoph Lameter | 1 | 1.39% | 1 | 33.33% |
Total | 72 | 100.00% | 3 | 100.00% |
/*
* trylock for reading -- returns 1 if successful, 0 if contention
*/
static inline int
__down_read_trylock (struct rw_semaphore *sem)
{
long tmp;
while ((tmp = atomic_long_read(&sem->count)) >= 0) {
if (tmp == atomic_long_cmpxchg_acquire(&sem->count, tmp, tmp+1)) {
return 1;
}
}
return 0;
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Kenneth W. Chen | 53 | 89.83% | 1 | 33.33% |
Jason Low | 5 | 8.47% | 1 | 33.33% |
Christoph Lameter | 1 | 1.69% | 1 | 33.33% |
Total | 59 | 100.00% | 3 | 100.00% |
/*
* trylock for writing -- returns 1 if successful, 0 if contention
*/
static inline int
__down_write_trylock (struct rw_semaphore *sem)
{
long tmp = atomic_long_cmpxchg_acquire(&sem->count,
RWSEM_UNLOCKED_VALUE, RWSEM_ACTIVE_WRITE_BIAS);
return tmp == RWSEM_UNLOCKED_VALUE;
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Kenneth W. Chen | 30 | 93.75% | 1 | 33.33% |
Jason Low | 1 | 3.12% | 1 | 33.33% |
Christoph Lameter | 1 | 3.12% | 1 | 33.33% |
Total | 32 | 100.00% | 3 | 100.00% |
/*
* downgrade write lock to read lock
*/
static inline void
__downgrade_write (struct rw_semaphore *sem)
{
long old, new;
do {
old = atomic_long_read(&sem->count);
new = old - RWSEM_WAITING_BIAS;
} while (atomic_long_cmpxchg_release(&sem->count, old, new) != old);
if (old < 0)
rwsem_downgrade_wake(sem);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Kenneth W. Chen | 58 | 90.62% | 1 | 33.33% |
Jason Low | 5 | 7.81% | 1 | 33.33% |
Christoph Lameter | 1 | 1.56% | 1 | 33.33% |
Total | 64 | 100.00% | 3 | 100.00% |
#endif /* _ASM_IA64_RWSEM_H */
Overall Contributors
Person | Tokens | Prop | Commits | CommitProp |
Kenneth W. Chen | 352 | 71.54% | 1 | 9.09% |
Michal Hocko | 57 | 11.59% | 1 | 9.09% |
Suresh B. Siddha | 26 | 5.28% | 1 | 9.09% |
Jason Low | 25 | 5.08% | 1 | 9.09% |
Christoph Lameter | 13 | 2.64% | 2 | 18.18% |
Robert P. J. Day | 8 | 1.63% | 1 | 9.09% |
David Mosberger-Tang | 7 | 1.42% | 2 | 18.18% |
Tony Luck | 3 | 0.61% | 1 | 9.09% |
Greg Kroah-Hartman | 1 | 0.20% | 1 | 9.09% |
Total | 492 | 100.00% | 11 | 100.00% |
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.