Release 4.14 arch/m32r/mm/cache.c

// SPDX-License-Identifier: GPL-2.0
/*
 *  linux/arch/m32r/mm/cache.c
 *
 *  Copyright (C) 2002-2005  Hirokazu Takata, Hayato Fujiwara
 */

#include <asm/pgtable.h>


#undef MCCR

#if defined(CONFIG_CHIP_XNUX2) || defined(CONFIG_CHIP_M32700) \
	|| defined(CONFIG_CHIP_VDEC2) || defined(CONFIG_CHIP_OPSP)
/* Cache Control Register */

#define MCCR		((volatile unsigned long*)0xfffffffc)

#define MCCR_CC		(1UL << 7)	
/* Cache mode modify bit */

#define MCCR_IIV	(1UL << 6)	
/* I-cache invalidate */

#define MCCR_DIV	(1UL << 5)	
/* D-cache invalidate */

#define MCCR_DCB	(1UL << 4)	
/* D-cache copy back */

#define MCCR_ICM	(1UL << 1)	
/* I-cache mode [0:off,1:on] */

#define MCCR_DCM	(1UL << 0)	
/* D-cache mode [0:off,1:on] */

#define MCCR_ICACHE_INV		(MCCR_CC|MCCR_IIV)

#define MCCR_DCACHE_CB		(MCCR_CC|MCCR_DCB)

#define MCCR_DCACHE_CBINV	(MCCR_CC|MCCR_DIV|MCCR_DCB)

#define CHECK_MCCR(mccr)	(mccr = *MCCR)
#elif defined(CONFIG_CHIP_M32102)

#define MCCR		((volatile unsigned char*)0xfffffffe)

#define MCCR_IIV	(1UL << 0)	
/* I-cache invalidate */

#define MCCR_ICACHE_INV		MCCR_IIV
#elif defined(CONFIG_CHIP_M32104)

#define MCCR		((volatile unsigned short*)0xfffffffe)

#define MCCR_IIV	(1UL << 8)	
/* I-cache invalidate */

#define MCCR_DIV	(1UL << 9)	
/* D-cache invalidate */

#define MCCR_DCB	(1UL << 10)	
/* D-cache copy back */

#define MCCR_ICM	(1UL << 0)	
/* I-cache mode [0:off,1:on] */

#define MCCR_DCM	(1UL << 1)	
/* D-cache mode [0:off,1:on] */

#define MCCR_ICACHE_INV		MCCR_IIV

#define MCCR_DCACHE_CB		MCCR_DCB

#define MCCR_DCACHE_CBINV	(MCCR_DIV|MCCR_DCB)
#endif

#ifndef MCCR
#error Unknown cache type.
#endif


/* Copy back and invalidate D-cache and invalidate I-cache all */


void _flush_cache_all(void)
{
#if defined(CONFIG_CHIP_M32102)
	unsigned char mccr;
	*MCCR = MCCR_ICACHE_INV;
#elif defined(CONFIG_CHIP_M32104)
	unsigned short mccr;

	/* Copyback and invalidate D-cache */
	/* Invalidate I-cache */
	*MCCR |= (MCCR_ICACHE_INV | MCCR_DCACHE_CBINV);
#else
	unsigned long mccr;

	/* Copyback and invalidate D-cache */
	/* Invalidate I-cache */
	*MCCR = MCCR_ICACHE_INV | MCCR_DCACHE_CBINV;
#endif
	while ((mccr = *MCCR) & MCCR_IIV); /* loop while invalidating... */
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Hirokazu Takata
73
100.00%
2
100.00%
Total
73
100.00%
2
100.00%

/* Copy back D-cache and invalidate I-cache all */


void _flush_cache_copyback_all(void)
{
#if defined(CONFIG_CHIP_M32102)
	unsigned char mccr;
	*MCCR = MCCR_ICACHE_INV;
#elif defined(CONFIG_CHIP_M32104)
	unsigned short mccr;

	/* Copyback and invalidate D-cache */
	/* Invalidate I-cache */
	*MCCR |= (MCCR_ICACHE_INV | MCCR_DCACHE_CB);
#else
	unsigned long mccr;

	/* Copyback D-cache */
	/* Invalidate I-cache */
	*MCCR = MCCR_ICACHE_INV | MCCR_DCACHE_CB;
#endif
	while ((mccr = *MCCR) & MCCR_IIV); /* loop while invalidating... */
}
Contributors
Person
Tokens
Prop
Commits
CommitProp
Hirokazu Takata
73
100.00%
2
100.00%
Total
73
100.00%
2
100.00%

Overall Contributors
Person
Tokens
Prop
Commits
CommitProp
Hirokazu Takata
307
99.68%
4
80.00%
Greg Kroah-Hartman
1
0.32%
1
20.00%
Total
308
100.00%
5
100.00%
Directory: arch/m32r/mm

Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.