Release 4.14 arch/mips/jazz/irq.c
/*
* This file is subject to the terms and conditions of the GNU General Public
* License. See the file "COPYING" in the main directory of this archive
* for more details.
*
* Copyright (C) 1992 Linus Torvalds
* Copyright (C) 1994 - 2001, 2003, 07 Ralf Baechle
*/
#include <linux/clockchips.h>
#include <linux/i8253.h>
#include <linux/init.h>
#include <linux/interrupt.h>
#include <linux/kernel.h>
#include <linux/smp.h>
#include <linux/spinlock.h>
#include <linux/irq.h>
#include <asm/irq_cpu.h>
#include <asm/i8259.h>
#include <asm/io.h>
#include <asm/jazz.h>
#include <asm/pgtable.h>
#include <asm/tlbmisc.h>
static DEFINE_RAW_SPINLOCK(r4030_lock);
static void enable_r4030_irq(struct irq_data *d)
{
unsigned int mask = 1 << (d->irq - JAZZ_IRQ_START);
unsigned long flags;
raw_spin_lock_irqsave(&r4030_lock, flags);
mask |= r4030_read_reg16(JAZZ_IO_IRQ_ENABLE);
r4030_write_reg16(JAZZ_IO_IRQ_ENABLE, mask);
raw_spin_unlock_irqrestore(&r4030_lock, flags);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Andrew Morton | 50 | 84.75% | 1 | 25.00% |
Thomas Gleixner | 6 | 10.17% | 1 | 25.00% |
Ralf Bächle | 2 | 3.39% | 1 | 25.00% |
Thomas Bogendoerfer | 1 | 1.69% | 1 | 25.00% |
Total | 59 | 100.00% | 4 | 100.00% |
void disable_r4030_irq(struct irq_data *d)
{
unsigned int mask = ~(1 << (d->irq - JAZZ_IRQ_START));
unsigned long flags;
raw_spin_lock_irqsave(&r4030_lock, flags);
mask &= r4030_read_reg16(JAZZ_IO_IRQ_ENABLE);
r4030_write_reg16(JAZZ_IO_IRQ_ENABLE, mask);
raw_spin_unlock_irqrestore(&r4030_lock, flags);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Andrew Morton | 52 | 85.25% | 1 | 25.00% |
Thomas Gleixner | 6 | 9.84% | 1 | 25.00% |
Ralf Bächle | 2 | 3.28% | 1 | 25.00% |
Thomas Bogendoerfer | 1 | 1.64% | 1 | 25.00% |
Total | 61 | 100.00% | 4 | 100.00% |
static struct irq_chip r4030_irq_type = {
.name = "R4030",
.irq_mask = disable_r4030_irq,
.irq_unmask = enable_r4030_irq,
};
void __init init_r4030_ints(void)
{
int i;
for (i = JAZZ_IRQ_START; i <= JAZZ_IRQ_END; i++)
irq_set_chip_and_handler(i, &r4030_irq_type, handle_level_irq);
r4030_write_reg16(JAZZ_IO_IRQ_ENABLE, 0);
r4030_read_reg16(JAZZ_IO_IRQ_SOURCE); /* clear pending IRQs */
r4030_read_reg32(JAZZ_R4030_INVAL_ADDR); /* clear error bits */
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Andrew Morton | 45 | 84.91% | 1 | 20.00% |
Atsushi Nemoto | 5 | 9.43% | 2 | 40.00% |
Thomas Bogendoerfer | 2 | 3.77% | 1 | 20.00% |
Thomas Gleixner | 1 | 1.89% | 1 | 20.00% |
Total | 53 | 100.00% | 5 | 100.00% |
/*
* On systems with i8259-style interrupt controllers we assume for
* driver compatibility reasons interrupts 0 - 15 to be the i8259
* interrupts even if the hardware uses a different interrupt numbering.
*/
void __init arch_init_irq(void)
{
/*
* this is a hack to get back the still needed wired mapping
* killed by init_mm()
*/
/* Map 0xe0000000 -> 0x0:800005C0, 0xe0010000 -> 0x1:30000580 */
add_wired_entry(0x02000017, 0x03c00017, 0xe0000000, PM_64K);
/* Map 0xe2000000 -> 0x0:900005C0, 0xe3010000 -> 0x0:910005C0 */
add_wired_entry(0x02400017, 0x02440017, 0xe2000000, PM_16M);
/* Map 0xe4000000 -> 0x0:600005C0, 0xe4100000 -> 400005C0 */
add_wired_entry(0x01800017, 0x01000017, 0xe4000000, PM_4M);
init_i8259_irqs(); /* Integrated i8259 */
mips_cpu_irq_init();
init_r4030_ints();
change_c0_status(ST0_IM, IE_IRQ2 | IE_IRQ1);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Thomas Bogendoerfer | 33 | 51.56% | 1 | 20.00% |
Ralf Bächle | 23 | 35.94% | 2 | 40.00% |
Linus Torvalds | 6 | 9.38% | 1 | 20.00% |
Andrew Morton | 2 | 3.12% | 1 | 20.00% |
Total | 64 | 100.00% | 5 | 100.00% |
asmlinkage void plat_irq_dispatch(void)
{
unsigned int pending = read_c0_cause() & read_c0_status();
unsigned int irq;
if (pending & IE_IRQ4) {
r4030_read_reg32(JAZZ_TIMER_REGISTER);
do_IRQ(JAZZ_TIMER_IRQ);
} else if (pending & IE_IRQ2) {
irq = *(volatile u8 *)JAZZ_EISA_IRQ_ACK;
do_IRQ(irq);
} else if (pending & IE_IRQ1) {
irq = *(volatile u8 *)JAZZ_IO_IRQ_SOURCE >> 2;
if (likely(irq > 0))
do_IRQ(irq + JAZZ_IRQ_START - 1);
else
panic("Unimplemented loc_no_irq handler");
}
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Ralf Bächle | 69 | 63.30% | 2 | 50.00% |
Thomas Bogendoerfer | 40 | 36.70% | 2 | 50.00% |
Total | 109 | 100.00% | 4 | 100.00% |
struct clock_event_device r4030_clockevent = {
.name = "r4030",
.features = CLOCK_EVT_FEAT_PERIODIC,
.rating = 300,
.irq = JAZZ_TIMER_IRQ,
};
static irqreturn_t r4030_timer_interrupt(int irq, void *dev_id)
{
struct clock_event_device *cd = dev_id;
cd->event_handler(cd);
return IRQ_HANDLED;
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Ralf Bächle | 20 | 66.67% | 1 | 50.00% |
Thomas Bogendoerfer | 10 | 33.33% | 1 | 50.00% |
Total | 30 | 100.00% | 2 | 100.00% |
static struct irqaction r4030_timer_irqaction = {
.handler = r4030_timer_interrupt,
.flags = IRQF_TIMER,
.name = "R4030 timer",
};
void __init plat_time_init(void)
{
struct clock_event_device *cd = &r4030_clockevent;
struct irqaction *action = &r4030_timer_irqaction;
unsigned int cpu = smp_processor_id();
BUG_ON(HZ != 100);
cd->cpumask = cpumask_of(cpu);
clockevents_register_device(cd);
action->dev_id = cd;
setup_irq(JAZZ_TIMER_IRQ, action);
/*
* Set clock to 100Hz.
*
* The R4030 timer receives an input clock of 1kHz which is divieded by
* a programmable 4-bit divider. This makes it fairly inflexible.
*/
r4030_write_reg32(JAZZ_TIMER_INTERVAL, 9);
setup_pit_timer();
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Thomas Bogendoerfer | 38 | 50.00% | 1 | 25.00% |
Ralf Bächle | 37 | 48.68% | 2 | 50.00% |
Rusty Russell | 1 | 1.32% | 1 | 25.00% |
Total | 76 | 100.00% | 4 | 100.00% |
Overall Contributors
Person | Tokens | Prop | Commits | CommitProp |
Ralf Bächle | 228 | 39.86% | 13 | 52.00% |
Andrew Morton | 161 | 28.15% | 1 | 4.00% |
Thomas Bogendoerfer | 133 | 23.25% | 2 | 8.00% |
Linus Torvalds | 23 | 4.02% | 1 | 4.00% |
Thomas Gleixner | 15 | 2.62% | 2 | 8.00% |
Atsushi Nemoto | 7 | 1.22% | 3 | 12.00% |
David Howells | 3 | 0.52% | 1 | 4.00% |
Rusty Russell | 1 | 0.17% | 1 | 4.00% |
Wu Zhangjin | 1 | 0.17% | 1 | 4.00% |
Total | 572 | 100.00% | 25 | 100.00% |
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.