Release 4.14 arch/mips/kernel/irq-msc01.c

/*
 * This program is free software; you can redistribute  it and/or modify it
 * under  the terms of  the GNU General  Public License as published by the
 * Free Software Foundation;  either version 2 of the  License, or (at your
 * option) any later version.
 *
 * Copyright (c) 2004 MIPS Inc
 * Author: chris@mips.com
 *
 * Copyright (C) 2004, 06 Ralf Baechle <ralf@linux-mips.org>
 */
#include <linux/interrupt.h>
#include <linux/kernel.h>
#include <linux/sched.h>
#include <linux/kernel_stat.h>
#include <asm/io.h>
#include <asm/irq.h>
#include <asm/msc01_ic.h>
#include <asm/traps.h>


static unsigned long _icctrl_msc;

#define MSC01_IC_REG_BASE	_icctrl_msc


#define MSCIC_WRITE(reg, data)	do { *(volatile u32 *)(reg) = data; } while (0)

#define MSCIC_READ(reg, data)	do { data = *(volatile u32 *)(reg); } while (0)


static unsigned int irq_base;

/* mask off an interrupt */


static inline void mask_msc_irq(struct irq_data *d)
{
	unsigned int irq = d->irq;

	if (irq < (irq_base + 32))
		MSCIC_WRITE(MSC01_IC_DISL, 1<<(irq - irq_base));
	else
		MSCIC_WRITE(MSC01_IC_DISH, 1<<(irq - irq_base - 32));
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Ralf Bächle
48
81.36%
1
50.00%
Thomas Gleixner
11
18.64%
1
50.00%
Total
59
100.00%
2
100.00%

/* unmask an interrupt */


static inline void unmask_msc_irq(struct irq_data *d)
{
	unsigned int irq = d->irq;

	if (irq < (irq_base + 32))
		MSCIC_WRITE(MSC01_IC_ENAL, 1<<(irq - irq_base));
	else
		MSCIC_WRITE(MSC01_IC_ENAH, 1<<(irq - irq_base - 32));
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Ralf Bächle
48
81.36%
1
50.00%
Thomas Gleixner
11
18.64%
1
50.00%
Total
59
100.00%
2
100.00%

/*
 * Masks and ACKs an IRQ
 */


static void level_mask_and_ack_msc_irq(struct irq_data *d)
{
	mask_msc_irq(d);
	if (!cpu_has_veic)
		MSCIC_WRITE(MSC01_IC_EOI, 0);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Ralf Bächle
21
75.00%
2
66.67%
Thomas Gleixner
7
25.00%
1
33.33%
Total
28
100.00%
3
100.00%

/*
 * Masks and ACKs an IRQ
 */


static void edge_mask_and_ack_msc_irq(struct irq_data *d)
{
	unsigned int irq = d->irq;

	mask_msc_irq(d);
	if (!cpu_has_veic)
		MSCIC_WRITE(MSC01_IC_EOI, 0);
	else {
		u32 r;
		MSCIC_READ(MSC01_IC_SUP+irq*8, r);
		MSCIC_WRITE(MSC01_IC_SUP+irq*8, r | ~MSC01_IC_SUP_EDGE_BIT);
		MSCIC_WRITE(MSC01_IC_SUP+irq*8, r);
	}
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Ralf Bächle
66
84.62%
2
66.67%
Thomas Gleixner
12
15.38%
1
33.33%
Total
78
100.00%
3
100.00%

/*
 * Interrupt handler for interrupts coming from SOC-it.
 */


void ll_msc_irq(void)
{
	unsigned int irq;

	/* read the interrupt vector register */
	MSCIC_READ(MSC01_IC_VEC, irq);
	if (irq < 64)
		do_IRQ(irq + irq_base);
	else {
		/* Ignore spurious interrupt */
	}
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Ralf Bächle
36
100.00%
2
100.00%
Total
36
100.00%
2
100.00%



static void msc_bind_eic_interrupt(int irq, int set)
{
	MSCIC_WRITE(MSC01_IC_RAMW,
		    (irq<<MSC01_IC_RAMW_ADDR_SHF) | (set<<MSC01_IC_RAMW_DATA_SHF));
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Ralf Bächle
27
93.10%
1
50.00%
Atsushi Nemoto
2
6.90%
1
50.00%
Total
29
100.00%
2
100.00%


static struct irq_chip msc_levelirq_type = {
	.name = "SOC-it-Level",
	.irq_ack = level_mask_and_ack_msc_irq,
	.irq_mask = mask_msc_irq,
	.irq_mask_ack = level_mask_and_ack_msc_irq,
	.irq_unmask = unmask_msc_irq,
	.irq_eoi = unmask_msc_irq,
};


static struct irq_chip msc_edgeirq_type = {
	.name = "SOC-it-Edge",
	.irq_ack = edge_mask_and_ack_msc_irq,
	.irq_mask = mask_msc_irq,
	.irq_mask_ack = edge_mask_and_ack_msc_irq,
	.irq_unmask = unmask_msc_irq,
	.irq_eoi = unmask_msc_irq,
};




void __init init_msc_irqs(unsigned long icubase, unsigned int irqbase, msc_irqmap_t *imp, int nirq)
{
	_icctrl_msc = (unsigned long) ioremap(icubase, 0x40000);

	/* Reset interrupt controller - initialises all registers to 0 */
	MSCIC_WRITE(MSC01_IC_RST, MSC01_IC_RST_RST_BIT);

	board_bind_eic_interrupt = &msc_bind_eic_interrupt;

	for (; nirq > 0; nirq--, imp++) {
		int n = imp->im_irq;

		switch (imp->im_type) {
		case MSC01_IRQ_EDGE:
			irq_set_chip_and_handler_name(irqbase + n,
						      &msc_edgeirq_type,
						      handle_edge_irq,
						      "edge");
			if (cpu_has_veic)
				MSCIC_WRITE(MSC01_IC_SUP+n*8, MSC01_IC_SUP_EDGE_BIT);
			else
				MSCIC_WRITE(MSC01_IC_SUP+n*8, MSC01_IC_SUP_EDGE_BIT | imp->im_lvl);
			break;
		case MSC01_IRQ_LEVEL:
			irq_set_chip_and_handler_name(irqbase + n,
						      &msc_levelirq_type,
						      handle_level_irq,
						      "level");
			if (cpu_has_veic)
				MSCIC_WRITE(MSC01_IC_SUP+n*8, 0);
			else
				MSCIC_WRITE(MSC01_IC_SUP+n*8, imp->im_lvl);
		}
	}

	irq_base = irqbase;

	MSCIC_WRITE(MSC01_IC_GENA, MSC01_IC_GENA_GENA_BIT);	/* Enable interrupt generation */

}
Contributors
Person
Tokens
Prop
Commits
CommitProp
Ralf Bächle
166
90.22%
3
42.86%
Chris Dearman
9
4.89%
1
14.29%
Atsushi Nemoto
6
3.26%
1
14.29%
Thomas Gleixner
2
1.09%
1
14.29%
Markos Chandras
1
0.54%
1
14.29%
Total
184
100.00%
7
100.00%

Overall Contributors
Person
Tokens
Prop
Commits
CommitProp
Ralf Bächle
519
85.22%
7
46.67%
Thomas Gleixner
53
8.70%
2
13.33%
Atsushi Nemoto
27
4.43%
4
26.67%
Chris Dearman
9
1.48%
1
6.67%
Markos Chandras
1
0.16%
1
6.67%
Total
609
100.00%
15
100.00%
Directory: arch/mips/kernel

Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.