Release 4.14 arch/mips/pmcs-msp71xx/msp_irq.c

/*
 * IRQ vector handles
 *
 * Copyright (C) 1995, 1996, 1997, 2003 by Ralf Baechle
 *
 * This file is subject to the terms and conditions of the GNU General Public
 * License.  See the file "COPYING" in the main directory of this archive
 * for more details.
 */

#include <linux/kernel.h>
#include <linux/init.h>
#include <linux/irq.h>
#include <linux/interrupt.h>
#include <linux/ptrace.h>
#include <linux/time.h>

#include <asm/irq_cpu.h>
#include <asm/setup.h>

#include <msp_int.h>

/* SLP bases systems */
extern void msp_slp_irq_init(void);
extern void msp_slp_irq_dispatch(void);

/* CIC based systems */
extern void msp_cic_irq_init(void);
extern void msp_cic_irq_dispatch(void);

/* VSMP support init */
extern void msp_vsmp_int_init(void);

/* vectored interrupt implementation */

/* SW0/1 interrupts are used for SMP  */


static inline void mac0_int_dispatch(void) { do_IRQ(MSP_INT_MAC0); }
Contributors
Person
Tokens
Prop
Commits
CommitProp
Anoop P A
14
100.00%
1
100.00%
Total
14
100.00%
1
100.00%



static inline void mac1_int_dispatch(void) { do_IRQ(MSP_INT_MAC1); }
Contributors
Person
Tokens
Prop
Commits
CommitProp
Anoop P A
14
100.00%
1
100.00%
Total
14
100.00%
1
100.00%



static inline void mac2_int_dispatch(void) { do_IRQ(MSP_INT_SAR); }
Contributors
Person
Tokens
Prop
Commits
CommitProp
Anoop P A
14
100.00%
1
100.00%
Total
14
100.00%
1
100.00%



static inline void usb_int_dispatch(void)  { do_IRQ(MSP_INT_USB);  }
Contributors
Person
Tokens
Prop
Commits
CommitProp
Anoop P A
14
100.00%
1
100.00%
Total
14
100.00%
1
100.00%



static inline void sec_int_dispatch(void)  { do_IRQ(MSP_INT_SEC);  }

Contributors
Person
Tokens
Prop
Commits
CommitProp
Anoop P A
14
100.00%
1
100.00%
Total
14
100.00%
1
100.00%

/*
 * The PMC-Sierra MSP interrupts are arranged in a 3 level cascaded
 * hierarchical system.  The first level are the direct MIPS interrupts
 * and are assigned the interrupt range 0-7.  The second level is the SLM
 * interrupt controller and is assigned the range 8-39.  The third level
 * comprises the Peripherial block, the PCI block, the PCI MSI block and
 * the SLP.  The PCI interrupts and the SLP errors are handled by the
 * relevant subsystems so the core interrupt code needs only concern
 * itself with the Peripheral block.  These are assigned interrupts in
 * the range 40-71.
 */



asmlinkage void plat_irq_dispatch(void)
{
	u32 pending;

	pending = read_c0_status() & read_c0_cause();

	/*
         * jump to the correct interrupt routine
         * These are arranged in priority order and the timer
         * comes first!
         */

#ifdef CONFIG_IRQ_MSP_CIC	/* break out the CIC stuff for now */
	if (pending & C_IRQ4)	/* do the peripherals first, that's the timer */
		msp_cic_irq_dispatch();

	else if (pending & C_IRQ0)
		do_IRQ(MSP_INT_MAC0);

	else if (pending & C_IRQ1)
		do_IRQ(MSP_INT_MAC1);

	else if (pending & C_IRQ2)
		do_IRQ(MSP_INT_USB);

	else if (pending & C_IRQ3)
		do_IRQ(MSP_INT_SAR);

	else if (pending & C_IRQ5)
		do_IRQ(MSP_INT_SEC);

#else
	if (pending & C_IRQ5)
		do_IRQ(MSP_INT_TIMER);

	else if (pending & C_IRQ0)
		do_IRQ(MSP_INT_MAC0);

	else if (pending & C_IRQ1)
		do_IRQ(MSP_INT_MAC1);

	else if (pending & C_IRQ3)
		do_IRQ(MSP_INT_VE);

	else if (pending & C_IRQ4)
		msp_slp_irq_dispatch();
#endif

	else if (pending & C_SW0)	/* do software after hardware */
		do_IRQ(MSP_INT_SW0);

	else if (pending & C_SW1)
		do_IRQ(MSP_INT_SW1);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Marc St-Jean
179
99.44%
1
50.00%
Sergey Ryazanov
1
0.56%
1
50.00%
Total
180
100.00%
2
100.00%


static struct irqaction cic_cascade_msp = {
	.handler = no_action,
	.name	 = "MSP CIC cascade",
	.flags	 = IRQF_NO_THREAD,
};


static struct irqaction per_cascade_msp = {
	.handler = no_action,
	.name	 = "MSP PER cascade",
	.flags	 = IRQF_NO_THREAD,
};



void __init arch_init_irq(void)
{
	/* assume we'll be using vectored interrupt mode except in UP mode*/
#ifdef CONFIG_MIPS_MT
	BUG_ON(!cpu_has_vint);
#endif
	/* initialize the 1st-level CPU based interrupt controller */
	mips_cpu_irq_init();

#ifdef CONFIG_IRQ_MSP_CIC
	msp_cic_irq_init();
#ifdef CONFIG_MIPS_MT
	set_vi_handler(MSP_INT_CIC, msp_cic_irq_dispatch);
	set_vi_handler(MSP_INT_MAC0, mac0_int_dispatch);
	set_vi_handler(MSP_INT_MAC1, mac1_int_dispatch);
	set_vi_handler(MSP_INT_SAR, mac2_int_dispatch);
	set_vi_handler(MSP_INT_USB, usb_int_dispatch);
	set_vi_handler(MSP_INT_SEC, sec_int_dispatch);
#ifdef CONFIG_MIPS_MT_SMP
	msp_vsmp_int_init();
#endif	/* CONFIG_MIPS_MT_SMP */
#endif	/* CONFIG_MIPS_MT */
	/* setup the cascaded interrupts */
	setup_irq(MSP_INT_CIC, &cic_cascade_msp);
	setup_irq(MSP_INT_PER, &per_cascade_msp);

#else
	/*
         * Setup the 2nd-level SLP register based interrupt controller.
         * VSMP support support is not enabled for SLP.
         */
	msp_slp_irq_init();

	/* setup the cascaded SLP/PER interrupts */
	setup_irq(MSP_INT_SLP, &cic_cascade_msp);
	setup_irq(MSP_INT_PER, &per_cascade_msp);
#endif
}
Contributors
Person
Tokens
Prop
Commits
CommitProp
Anoop P A
73
56.59%
1
33.33%
Marc St-Jean
55
42.64%
1
33.33%
Ralf Bächle
1
0.78%
1
33.33%
Total
129
100.00%
3
100.00%

Overall Contributors
Person
Tokens
Prop
Commits
CommitProp
Marc St-Jean
303
61.59%
1
12.50%
Anoop P A
170
34.55%
1
12.50%
Wu Zhangjin
10
2.03%
1
12.50%
Ralf Bächle
5
1.02%
3
37.50%
Stefan Hengelein
3
0.61%
1
12.50%
Sergey Ryazanov
1
0.20%
1
12.50%
Total
492
100.00%
8
100.00%
Directory: arch/mips/pmcs-msp71xx

Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.