Release 4.14 arch/parisc/include/asm/futex.h
/* SPDX-License-Identifier: GPL-2.0 */
#ifndef _ASM_PARISC_FUTEX_H
#define _ASM_PARISC_FUTEX_H
#ifdef __KERNEL__
#include <linux/futex.h>
#include <linux/uaccess.h>
#include <asm/atomic.h>
#include <asm/errno.h>
/* The following has to match the LWS code in syscall.S. We have
sixteen four-word locks. */
static inline void
_futex_spin_lock_irqsave(u32 __user *uaddr, unsigned long int *flags)
{
extern u32 lws_lock_start[];
long index = ((long)uaddr & 0xf0) >> 2;
arch_spinlock_t *s = (arch_spinlock_t *)&lws_lock_start[index];
local_irq_save(*flags);
arch_spin_lock(s);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
John David Anglin | 62 | 100.00% | 1 | 100.00% |
Total | 62 | 100.00% | 1 | 100.00% |
static inline void
_futex_spin_unlock_irqrestore(u32 __user *uaddr, unsigned long int *flags)
{
extern u32 lws_lock_start[];
long index = ((long)uaddr & 0xf0) >> 2;
arch_spinlock_t *s = (arch_spinlock_t *)&lws_lock_start[index];
arch_spin_unlock(s);
local_irq_restore(*flags);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
John David Anglin | 62 | 100.00% | 1 | 100.00% |
Total | 62 | 100.00% | 1 | 100.00% |
static inline int
arch_futex_atomic_op_inuser(int op, int oparg, int *oval, u32 __user *uaddr)
{
unsigned long int flags;
int oldval, ret;
u32 tmp;
_futex_spin_lock_irqsave(uaddr, &flags);
pagefault_disable();
ret = -EFAULT;
if (unlikely(get_user(oldval, uaddr) != 0))
goto out_pagefault_enable;
ret = 0;
tmp = oldval;
switch (op) {
case FUTEX_OP_SET:
tmp = oparg;
break;
case FUTEX_OP_ADD:
tmp += oparg;
break;
case FUTEX_OP_OR:
tmp |= oparg;
break;
case FUTEX_OP_ANDN:
tmp &= ~oparg;
break;
case FUTEX_OP_XOR:
tmp ^= oparg;
break;
default:
ret = -ENOSYS;
}
if (ret == 0 && unlikely(put_user(tmp, uaddr) != 0))
ret = -EFAULT;
out_pagefault_enable:
pagefault_enable();
_futex_spin_unlock_irqrestore(uaddr, &flags);
if (!ret)
*oval = oldval;
return ret;
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Carlos O'Donell Jr | 98 | 55.06% | 2 | 33.33% |
John David Anglin | 67 | 37.64% | 2 | 33.33% |
Jiri Slaby | 12 | 6.74% | 1 | 16.67% |
Michel Lespinasse | 1 | 0.56% | 1 | 16.67% |
Total | 178 | 100.00% | 6 | 100.00% |
static inline int
futex_atomic_cmpxchg_inatomic(u32 *uval, u32 __user *uaddr,
u32 oldval, u32 newval)
{
u32 val;
unsigned long flags;
/* futex.c wants to do a cmpxchg_inatomic on kernel NULL, which is
* our gateway page, and causes no end of trouble...
*/
if (uaccess_kernel() && !uaddr)
return -EFAULT;
if (!access_ok(VERIFY_WRITE, uaddr, sizeof(u32)))
return -EFAULT;
/* HPPA has no cmpxchg in hardware and therefore the
* best we can do here is use an array of locks. The
* lock selected is based on a hash of the userspace
* address. This should scale to a couple of CPUs.
*/
_futex_spin_lock_irqsave(uaddr, &flags);
if (unlikely(get_user(val, uaddr) != 0)) {
_futex_spin_unlock_irqrestore(uaddr, &flags);
return -EFAULT;
}
if (val == oldval && unlikely(put_user(newval, uaddr) != 0)) {
_futex_spin_unlock_irqrestore(uaddr, &flags);
return -EFAULT;
}
*uval = val;
_futex_spin_unlock_irqrestore(uaddr, &flags);
return 0;
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Carlos O'Donell Jr | 70 | 47.95% | 2 | 25.00% |
John David Anglin | 46 | 31.51% | 2 | 25.00% |
Michel Lespinasse | 17 | 11.64% | 2 | 25.00% |
Kyle McMartin | 12 | 8.22% | 1 | 12.50% |
Al Viro | 1 | 0.68% | 1 | 12.50% |
Total | 146 | 100.00% | 8 | 100.00% |
#endif /*__KERNEL__*/
#endif /*_ASM_PARISC_FUTEX_H*/
Overall Contributors
Person | Tokens | Prop | Commits | CommitProp |
John David Anglin | 238 | 49.90% | 2 | 16.67% |
Carlos O'Donell Jr | 183 | 38.36% | 2 | 16.67% |
Michel Lespinasse | 18 | 3.77% | 2 | 16.67% |
Kyle McMartin | 14 | 2.94% | 1 | 8.33% |
Jiri Slaby | 12 | 2.52% | 1 | 8.33% |
Jakub Jelínek | 8 | 1.68% | 1 | 8.33% |
Jeff Dike | 2 | 0.42% | 1 | 8.33% |
Al Viro | 1 | 0.21% | 1 | 8.33% |
Greg Kroah-Hartman | 1 | 0.21% | 1 | 8.33% |
Total | 477 | 100.00% | 12 | 100.00% |
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.