Release 4.14 arch/powerpc/include/asm/hw_irq.h
/* SPDX-License-Identifier: GPL-2.0 */
/*
* Copyright (C) 1999 Cort Dougan <cort@cs.nmt.edu>
*/
#ifndef _ASM_POWERPC_HW_IRQ_H
#define _ASM_POWERPC_HW_IRQ_H
#ifdef __KERNEL__
#include <linux/errno.h>
#include <linux/compiler.h>
#include <asm/ptrace.h>
#include <asm/processor.h>
#ifdef CONFIG_PPC64
/*
* PACA flags in paca->irq_happened.
*
* This bits are set when interrupts occur while soft-disabled
* and allow a proper replay. Additionally, PACA_IRQ_HARD_DIS
* is set whenever we manually hard disable.
*/
#define PACA_IRQ_HARD_DIS 0x01
#define PACA_IRQ_DBELL 0x02
#define PACA_IRQ_EE 0x04
#define PACA_IRQ_DEC 0x08
/* Or FIT */
#define PACA_IRQ_EE_EDGE 0x10
/* BookE only */
#define PACA_IRQ_HMI 0x20
#endif /* CONFIG_PPC64 */
#ifndef __ASSEMBLY__
extern void __replay_interrupt(unsigned int vector);
extern void timer_interrupt(struct pt_regs *);
extern void performance_monitor_exception(struct pt_regs *regs);
extern void WatchdogException(struct pt_regs *regs);
extern void unknown_exception(struct pt_regs *regs);
#ifdef CONFIG_PPC64
#include <asm/paca.h>
static inline unsigned long arch_local_save_flags(void)
{
unsigned long flags;
asm volatile(
"lbz %0,%1(13)"
: "=r" (flags)
: "i" (offsetof(struct paca_struct, soft_enabled)));
return flags;
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Paul Mackerras | 6 | 30.00% | 1 | 25.00% |
Hugh Dickins | 5 | 25.00% | 1 | 25.00% |
Anton Blanchard | 5 | 25.00% | 1 | 25.00% |
David Howells | 4 | 20.00% | 1 | 25.00% |
Total | 20 | 100.00% | 4 | 100.00% |
static inline unsigned long arch_local_irq_disable(void)
{
unsigned long flags, zero;
asm volatile(
"li %1,0; lbz %0,%2(13); stb %1,%2(13)"
: "=r" (flags), "=&r" (zero)
: "i" (offsetof(struct paca_struct, soft_enabled))
: "memory");
return flags;
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Paul Mackerras | 9 | 40.91% | 1 | 20.00% |
Hugh Dickins | 4 | 18.18% | 1 | 20.00% |
David Howells | 4 | 18.18% | 1 | 20.00% |
Anton Blanchard | 3 | 13.64% | 1 | 20.00% |
Andrew Morton | 2 | 9.09% | 1 | 20.00% |
Total | 22 | 100.00% | 5 | 100.00% |
extern void arch_local_irq_restore(unsigned long);
static inline void arch_local_irq_enable(void)
{
arch_local_irq_restore(1);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
David Howells | 14 | 100.00% | 1 | 100.00% |
Total | 14 | 100.00% | 1 | 100.00% |
static inline unsigned long arch_local_irq_save(void)
{
return arch_local_irq_disable();
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
David Howells | 12 | 85.71% | 1 | 50.00% |
Anton Blanchard | 2 | 14.29% | 1 | 50.00% |
Total | 14 | 100.00% | 2 | 100.00% |
static inline bool arch_irqs_disabled_flags(unsigned long flags)
{
return flags == 0;
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
David Howells | 13 | 81.25% | 1 | 50.00% |
Anton Blanchard | 3 | 18.75% | 1 | 50.00% |
Total | 16 | 100.00% | 2 | 100.00% |
static inline bool arch_irqs_disabled(void)
{
return arch_irqs_disabled_flags(arch_local_save_flags());
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
David Howells | 14 | 87.50% | 1 | 50.00% |
Benjamin Herrenschmidt | 2 | 12.50% | 1 | 50.00% |
Total | 16 | 100.00% | 2 | 100.00% |
#ifdef CONFIG_PPC_BOOK3E
#define __hard_irq_enable() asm volatile("wrteei 1" : : : "memory")
#define __hard_irq_disable() asm volatile("wrteei 0" : : : "memory")
#else
#define __hard_irq_enable() __mtmsrd(local_paca->kernel_msr | MSR_EE, 1)
#define __hard_irq_disable() __mtmsrd(local_paca->kernel_msr, 1)
#endif
#define hard_irq_disable() do { \
u8 _was_enabled; \
__hard_irq_disable(); \
_was_enabled = local_paca->soft_enabled; \
local_paca->soft_enabled = 0; \
local_paca->irq_happened |= PACA_IRQ_HARD_DIS; \
if (_was_enabled) \
trace_hardirqs_off(); \
} while(0)
static inline bool lazy_irq_pending(void)
{
return !!(get_paca()->irq_happened & ~PACA_IRQ_HARD_DIS);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Anton Blanchard | 22 | 100.00% | 1 | 100.00% |
Total | 22 | 100.00% | 1 | 100.00% |
/*
* This is called by asynchronous interrupts to conditionally
* re-enable hard interrupts when soft-disabled after having
* cleared the source of the interrupt
*/
static inline void may_hard_irq_enable(void)
{
get_paca()->irq_happened &= ~PACA_IRQ_HARD_DIS;
if (!(get_paca()->irq_happened & PACA_IRQ_EE))
__hard_irq_enable();
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Benjamin Herrenschmidt | 32 | 100.00% | 1 | 100.00% |
Total | 32 | 100.00% | 1 | 100.00% |
static inline bool arch_irq_disabled_regs(struct pt_regs *regs)
{
return !regs->softe;
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Benjamin Herrenschmidt | 18 | 100.00% | 1 | 100.00% |
Total | 18 | 100.00% | 1 | 100.00% |
extern bool prep_irq_for_idle(void);
extern bool prep_irq_for_idle_irqsoff(void);
extern void irq_set_pending_from_srr1(unsigned long srr1);
#define fini_irq_for_idle_irqsoff() trace_hardirqs_off();
extern void force_external_irq_replay(void);
#else /* CONFIG_PPC64 */
#define SET_MSR_EE(x) mtmsr(x)
static inline unsigned long arch_local_save_flags(void)
{
return mfmsr();
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
David Howells | 12 | 85.71% | 1 | 50.00% |
Kumar Gala | 2 | 14.29% | 1 | 50.00% |
Total | 14 | 100.00% | 2 | 100.00% |
static inline void arch_local_irq_restore(unsigned long flags)
{
#if defined(CONFIG_BOOKE)
asm volatile("wrtee %0" : : "r" (flags) : "memory");
#else
mtmsr(flags);
#endif
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
David Howells | 24 | 82.76% | 1 | 50.00% |
Kumar Gala | 5 | 17.24% | 1 | 50.00% |
Total | 29 | 100.00% | 2 | 100.00% |
static inline unsigned long arch_local_irq_save(void)
{
unsigned long flags = arch_local_save_flags();
#ifdef CONFIG_BOOKE
asm volatile("wrteei 0" : : : "memory");
#elif defined(CONFIG_PPC_8xx)
wrtspr(SPRN_EID);
#else
SET_MSR_EE(flags & ~MSR_EE);
#endif
return flags;
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
David Howells | 17 | 34.69% | 1 | 25.00% |
Anton Blanchard | 13 | 26.53% | 1 | 25.00% |
Christophe Leroy | 11 | 22.45% | 1 | 25.00% |
Kumar Gala | 8 | 16.33% | 1 | 25.00% |
Total | 49 | 100.00% | 4 | 100.00% |
static inline void arch_local_irq_disable(void)
{
#ifdef CONFIG_BOOKE
asm volatile("wrteei 0" : : : "memory");
#elif defined(CONFIG_PPC_8xx)
wrtspr(SPRN_EID);
#else
arch_local_irq_save();
#endif
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Christophe Leroy | 11 | 33.33% | 1 | 25.00% |
Anton Blanchard | 10 | 30.30% | 1 | 25.00% |
Kumar Gala | 7 | 21.21% | 1 | 25.00% |
David Howells | 5 | 15.15% | 1 | 25.00% |
Total | 33 | 100.00% | 4 | 100.00% |
static inline void arch_local_irq_enable(void)
{
#ifdef CONFIG_BOOKE
asm volatile("wrteei 1" : : : "memory");
#elif defined(CONFIG_PPC_8xx)
wrtspr(SPRN_EIE);
#else
unsigned long msr = mfmsr();
SET_MSR_EE(msr | MSR_EE);
#endif
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
David Howells | 13 | 29.55% | 1 | 25.00% |
Anton Blanchard | 12 | 27.27% | 1 | 25.00% |
Christophe Leroy | 11 | 25.00% | 1 | 25.00% |
Kumar Gala | 8 | 18.18% | 1 | 25.00% |
Total | 44 | 100.00% | 4 | 100.00% |
static inline bool arch_irqs_disabled_flags(unsigned long flags)
{
return (flags & MSR_EE) == 0;
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Steven Rostedt | 18 | 90.00% | 1 | 50.00% |
David Howells | 2 | 10.00% | 1 | 50.00% |
Total | 20 | 100.00% | 2 | 100.00% |
static inline bool arch_irqs_disabled(void)
{
return arch_irqs_disabled_flags(arch_local_save_flags());
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
David Howells | 16 | 100.00% | 1 | 100.00% |
Total | 16 | 100.00% | 1 | 100.00% |
#define hard_irq_disable() arch_local_irq_disable()
static inline bool arch_irq_disabled_regs(struct pt_regs *regs)
{
return !(regs->msr & MSR_EE);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Benjamin Herrenschmidt | 22 | 100.00% | 1 | 100.00% |
Total | 22 | 100.00% | 1 | 100.00% |
static inline void may_hard_irq_enable(void) { }
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Benjamin Herrenschmidt | 8 | 100.00% | 1 | 100.00% |
Total | 8 | 100.00% | 1 | 100.00% |
#endif /* CONFIG_PPC64 */
#define ARCH_IRQ_INIT_FLAGS IRQ_NOREQUEST
/*
* interrupt-retrigger: should we handle this via lost interrupts and IPIs
* or should we not care like we do now ? --BenH.
*/
struct irq_chip;
#endif /* __ASSEMBLY__ */
#endif /* __KERNEL__ */
#endif /* _ASM_POWERPC_HW_IRQ_H */
Overall Contributors
Person | Tokens | Prop | Commits | CommitProp |
Benjamin Herrenschmidt | 166 | 26.22% | 10 | 31.25% |
David Howells | 157 | 24.80% | 1 | 3.12% |
Anton Blanchard | 107 | 16.90% | 3 | 9.38% |
Kumar Gala | 49 | 7.74% | 2 | 6.25% |
Christophe Leroy | 33 | 5.21% | 1 | 3.12% |
Paul Mackerras | 29 | 4.58% | 2 | 6.25% |
Nicholas Piggin | 21 | 3.32% | 2 | 6.25% |
Bharat Bhushan | 20 | 3.16% | 1 | 3.12% |
Steven Rostedt | 18 | 2.84% | 1 | 3.12% |
Alexander Graf | 10 | 1.58% | 1 | 3.12% |
Hugh Dickins | 9 | 1.42% | 1 | 3.12% |
Thomas Gleixner | 5 | 0.79% | 2 | 6.25% |
Mahesh Salgaonkar | 4 | 0.63% | 1 | 3.12% |
Andrew Morton | 2 | 0.32% | 1 | 3.12% |
Greg Kroah-Hartman | 1 | 0.16% | 1 | 3.12% |
Tiejun Chen | 1 | 0.16% | 1 | 3.12% |
Ingo Molnar | 1 | 0.16% | 1 | 3.12% |
Total | 633 | 100.00% | 32 | 100.00% |
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.