Release 4.14 arch/powerpc/platforms/85xx/corenet_generic.c

/*
 * Corenet based SoC DS Setup
 *
 * Maintained by Kumar Gala (see MAINTAINERS for contact information)
 *
 * Copyright 2009-2011 Freescale Semiconductor Inc.
 *
 * This program is free software; you can redistribute  it and/or modify it
 * under  the terms of  the GNU General  Public License as published by the
 * Free Software Foundation;  either version 2 of the  License, or (at your
 * option) any later version.
 */

#include <linux/kernel.h>
#include <linux/pci.h>
#include <linux/kdev_t.h>
#include <linux/delay.h>
#include <linux/interrupt.h>

#include <asm/time.h>
#include <asm/machdep.h>
#include <asm/pci-bridge.h>
#include <asm/pgtable.h>
#include <asm/ppc-pci.h>
#include <mm/mmu_decl.h>
#include <asm/prom.h>
#include <asm/udbg.h>
#include <asm/mpic.h>
#include <asm/ehv_pic.h>
#include <soc/fsl/qe/qe_ic.h>

#include <linux/of_platform.h>
#include <sysdev/fsl_soc.h>
#include <sysdev/fsl_pci.h>
#include "smp.h"
#include "mpc85xx.h"



void __init corenet_gen_pic_init(void)
{
	struct mpic *mpic;
	unsigned int flags = MPIC_BIG_ENDIAN | MPIC_SINGLE_DEST_CPU |
		MPIC_NO_RESET;

	struct device_node *np;

	if (ppc_md.get_irq == mpic_get_coreint_irq)
		flags |= MPIC_ENABLE_COREINT;

	mpic = mpic_alloc(NULL, 0, flags, 0, 512, " OpenPIC  ");
	BUG_ON(mpic == NULL);

	mpic_init(mpic);

	np = of_find_compatible_node(NULL, NULL, "fsl,qe-ic");
	if (np) {
		qe_ic_init(np, 0, qe_ic_cascade_low_mpic,
				qe_ic_cascade_high_mpic);
		of_node_put(np);
	}
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Kumar Gala
59
57.84%
2
28.57%
Zhao Qiang
38
37.25%
1
14.29%
Kyle Moffett
4
3.92%
3
42.86%
Kevin Hao
1
0.98%
1
14.29%
Total
102
100.00%
7
100.00%

/*
 * Setup the architecture
 */


void __init corenet_gen_setup_arch(void)
{
	mpc85xx_smp_init();

	swiotlb_detect_4g();

#if defined(CONFIG_FSL_PCI) && defined(CONFIG_ZONE_DMA32)
	/*
         * Inbound windows don't cover the full lower 4 GiB
         * due to conflicts with PCICSRBAR and outbound windows,
         * so limit the DMA32 zone to 2 GiB, to allow consistent
         * allocations to succeed.
         */
	limit_zone_pfn(ZONE_DMA32, 1UL << (31 - PAGE_SHIFT));
#endif

	pr_info("%s board\n", ppc_md.name);

	mpc85xx_qe_init();
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Scott Wood
27
50.94%
1
16.67%
Kumar Gala
19
35.85%
1
16.67%
Zhao Qiang
3
5.66%
1
16.67%
Jia Hongtao
2
3.77%
1
16.67%
Kevin Hao
1
1.89%
1
16.67%
Valentin Longchamp
1
1.89%
1
16.67%
Total
53
100.00%
6
100.00%


static const struct of_device_id of_device_ids[] = {
	{
		.compatible	= "simple-bus"
	},
	{
		.compatible	= "mdio-mux-gpio"
	},
	{
		.compatible	= "fsl,fpga-ngpixis"
	},
	{
		.compatible	= "fsl,fpga-qixis"
	},
	{
		.compatible	= "fsl,srio",
        },
	{
		.compatible	= "fsl,p4080-pcie",
        },
	{
		.compatible	= "fsl,qoriq-pcie-v2.2",
        },
	{
		.compatible	= "fsl,qoriq-pcie-v2.3",
        },
	{
		.compatible	= "fsl,qoriq-pcie-v2.4",
        },
	{
		.compatible	= "fsl,qoriq-pcie-v3.0",
        },
	{
		.compatible	= "fsl,qe",
        },
	/* The following two are for the Freescale hypervisor */
	{
		.name		= "hypervisor",
        },
	{
		.name		= "handles",
        },
	{}
};



int __init corenet_gen_publish_devices(void)
{
	return of_platform_bus_probe(NULL, of_device_ids, NULL);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Kumar Gala
17
94.44%
1
50.00%
Kevin Hao
1
5.56%
1
50.00%
Total
18
100.00%
2
100.00%


static const char * const boards[] __initconst = {
	"fsl,P2041RDB",
	"fsl,P3041DS",
	"fsl,OCA4080",
	"fsl,P4080DS",
	"fsl,P5020DS",
	"fsl,P5040DS",
	"fsl,T2080QDS",
	"fsl,T2080RDB",
	"fsl,T2081QDS",
	"fsl,T4240QDS",
	"fsl,T4240RDB",
	"fsl,B4860QDS",
	"fsl,B4420QDS",
	"fsl,B4220QDS",
	"fsl,T1023RDB",
	"fsl,T1024QDS",
	"fsl,T1024RDB",
	"fsl,T1040D4RDB",
	"fsl,T1042D4RDB",
	"fsl,T1040QDS",
	"fsl,T1042QDS",
	"fsl,T1040RDB",
	"fsl,T1042RDB",
	"fsl,T1042RDB_PI",
	"keymile,kmcent2",
	"keymile,kmcoge4",
	"varisys,CYRUS",
	NULL
};

/*
 * Called very early, device-tree isn't unflattened
 */


static int __init corenet_generic_probe(void)
{
	char hv_compat[24];
	int i;
#ifdef CONFIG_SMP
	extern struct smp_ops_t smp_85xx_ops;
#endif

	if (of_device_compatible_match(of_root, boards))
		return 1;

	/* Check if we're running under the Freescale hypervisor */
	for (i = 0; boards[i]; i++) {
		snprintf(hv_compat, sizeof(hv_compat), "%s-hv", boards[i]);
		if (of_machine_is_compatible(hv_compat)) {
			ppc_md.init_IRQ = ehv_pic_init;

			ppc_md.get_irq = ehv_pic_get_irq;
			ppc_md.restart = fsl_hv_restart;
			pm_power_off = fsl_hv_halt;
			ppc_md.halt = fsl_hv_halt;
#ifdef CONFIG_SMP
			/*
                         * Disable the timebase sync operations because we
                         * can't write to the timebase registers under the
                         * hypervisor.
                         */
			smp_85xx_ops.give_timebase = NULL;
			smp_85xx_ops.take_timebase = NULL;
#endif
			return 1;
		}
	}

	return 0;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Kevin Hao
87
64.44%
1
25.00%
Laurentiu Tudor
44
32.59%
1
25.00%
Benjamin Herrenschmidt
3
2.22%
1
25.00%
Alexander Graf
1
0.74%
1
25.00%
Total
135
100.00%
4
100.00%


define_machine(corenet_generic) 
{
	.name			= "CoreNet Generic",
	.probe			= corenet_generic_probe,
	.setup_arch		= corenet_gen_setup_arch,
	.init_IRQ		= corenet_gen_pic_init,
#ifdef CONFIG_PCI
	.pcibios_fixup_bus	= fsl_pcibios_fixup_bus,
	.pcibios_fixup_phb      = fsl_pcibios_fixup_phb,
#endif
/*
 * Core reset may cause issues if using the proxy mode of MPIC.
 * So, use the mixed mode of MPIC if enabling CPU hotplug.
 *
 * Likewise, problems have been seen with kexec when coreint is enabled.
 */
#if defined(CONFIG_HOTPLUG_CPU) || defined(CONFIG_KEXEC_CORE)
	.get_irq		= mpic_get_irq,
#else
	.get_irq		= mpic_get_coreint_irq,
#endif
	.calibrate_decr		= generic_calibrate_decr,
	.progress		= udbg_progress,
#ifdef CONFIG_PPC64
	.power_save		= book3e_idle,
#else
	.power_save		= e500_idle,
#endif
};

machine_arch_initcall(corenet_generic, corenet_gen_publish_devices);

#ifdef CONFIG_SWIOTLB
machine_arch_initcall(corenet_generic, swiotlb_setup_bus_notifier);
#endif
Overall Contributors
Person
Tokens
Prop
Commits
CommitProp
Kevin Hao
213
32.37%
2
5.00%
Kumar Gala
190
28.88%
4
10.00%
Zhao Qiang
54
8.21%
2
5.00%
Laurentiu Tudor
44
6.69%
1
2.50%
Scott Wood
40
6.08%
2
5.00%
Timur Tabi
29
4.41%
2
5.00%
Shruti Kanetkar
14
2.13%
1
2.50%
Shengzhou Liu
12
1.82%
5
12.50%
Chen-Hui Zhao
10
1.52%
1
2.50%
Priyanka Jain
10
1.52%
3
7.50%
Andy Fleming
9
1.37%
2
5.00%
Kyle Moffett
7
1.06%
4
10.00%
Dongsheng Wang
5
0.76%
1
2.50%
Valentin Longchamp
5
0.76%
2
5.00%
Prabhakar Kushwaha
4
0.61%
1
2.50%
Benjamin Herrenschmidt
3
0.46%
1
2.50%
Chunhe Lan
2
0.30%
1
2.50%
Martijn de Gouw
2
0.30%
1
2.50%
Jia Hongtao
2
0.30%
1
2.50%
Kai Jiang
1
0.15%
1
2.50%
Alexander Graf
1
0.15%
1
2.50%
Thiago Jung Bauermann
1
0.15%
1
2.50%
Greg Kroah-Hartman
0.00%
0
0.00%
Total
658
100.00%
40
100.00%
Directory: arch/powerpc/platforms/85xx

Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.