cregit-Linux how code gets into the kernel

Release 4.14 arch/sh/boards/board-sh7757lcr.c

Directory: arch/sh/boards
/*
 * Renesas R0P7757LC0012RL Support.
 *
 * Copyright (C) 2009 - 2010  Renesas Solutions Corp.
 *
 * This file is subject to the terms and conditions of the GNU General Public
 * License.  See the file "COPYING" in the main directory of this archive
 * for more details.
 */

#include <linux/init.h>
#include <linux/platform_device.h>
#include <linux/gpio.h>
#include <linux/irq.h>
#include <linux/regulator/fixed.h>
#include <linux/regulator/machine.h>
#include <linux/spi/spi.h>
#include <linux/spi/flash.h>
#include <linux/io.h>
#include <linux/mfd/tmio.h>
#include <linux/mmc/host.h>
#include <linux/mmc/sh_mmcif.h>
#include <linux/sh_eth.h>
#include <linux/sh_intc.h>
#include <linux/usb/renesas_usbhs.h>
#include <cpu/sh7757.h>
#include <asm/heartbeat.h>


static struct resource heartbeat_resource = {
	.start	= 0xffec005c,	/* PUDR */
	.end	= 0xffec005c,
	.flags	= IORESOURCE_MEM | IORESOURCE_MEM_8BIT,
};


static unsigned char heartbeat_bit_pos[] = { 0, 1, 2, 3 };


static struct heartbeat_data heartbeat_data = {
	.bit_pos	= heartbeat_bit_pos,
	.nr_bits	= ARRAY_SIZE(heartbeat_bit_pos),
	.flags		= HEARTBEAT_INVERTED,
};


static struct platform_device heartbeat_device = {
	.name		= "heartbeat",
	.id		= -1,
	.dev	= {
		.platform_data	= &heartbeat_data,
        },
	.num_resources	= 1,
	.resource	= &heartbeat_resource,
};

/* Fast Ethernet */

#define GBECONT		0xffc10100

#define GBECONT_RMII1	BIT(17)

#define GBECONT_RMII0	BIT(16)

static void sh7757_eth_set_mdio_gate(void *addr) { if (((unsigned long)addr & 0x00000fff) < 0x0800) writel(readl(GBECONT) | GBECONT_RMII0, GBECONT); else writel(readl(GBECONT) | GBECONT_RMII1, GBECONT); }

Contributors

PersonTokensPropCommitsCommitProp
Yoshihiro Shimoda49100.00%2100.00%
Total49100.00%2100.00%

static struct resource sh_eth0_resources[] = { { .start = 0xfef00000, .end = 0xfef001ff, .flags = IORESOURCE_MEM, }, { .start = evt2irq(0xc80), .end = evt2irq(0xc80), .flags = IORESOURCE_IRQ, }, }; static struct sh_eth_plat_data sh7757_eth0_pdata = { .phy = 1, .edmac_endian = EDMAC_LITTLE_ENDIAN, .set_mdio_gate = sh7757_eth_set_mdio_gate, }; static struct platform_device sh7757_eth0_device = { .name = "sh7757-ether", .resource = sh_eth0_resources, .id = 0, .num_resources = ARRAY_SIZE(sh_eth0_resources), .dev = { .platform_data = &sh7757_eth0_pdata, }, }; static struct resource sh_eth1_resources[] = { { .start = 0xfef00800, .end = 0xfef009ff, .flags = IORESOURCE_MEM, }, { .start = evt2irq(0xc80), .end = evt2irq(0xc80), .flags = IORESOURCE_IRQ, }, }; static struct sh_eth_plat_data sh7757_eth1_pdata = { .phy = 1, .edmac_endian = EDMAC_LITTLE_ENDIAN, .set_mdio_gate = sh7757_eth_set_mdio_gate, }; static struct platform_device sh7757_eth1_device = { .name = "sh7757-ether", .resource = sh_eth1_resources, .id = 1, .num_resources = ARRAY_SIZE(sh_eth1_resources), .dev = { .platform_data = &sh7757_eth1_pdata, }, };
static void sh7757_eth_giga_set_mdio_gate(void *addr) { if (((unsigned long)addr & 0x00000fff) < 0x0800) { gpio_set_value(GPIO_PTT4, 1); writel(readl(GBECONT) & ~GBECONT_RMII0, GBECONT); } else { gpio_set_value(GPIO_PTT4, 0); writel(readl(GBECONT) & ~GBECONT_RMII1, GBECONT); } }

Contributors

PersonTokensPropCommitsCommitProp
Yoshihiro Shimoda69100.00%2100.00%
Total69100.00%2100.00%

static struct resource sh_eth_giga0_resources[] = { { .start = 0xfee00000, .end = 0xfee007ff, .flags = IORESOURCE_MEM, }, { /* TSU */ .start = 0xfee01800, .end = 0xfee01fff, .flags = IORESOURCE_MEM, }, { .start = evt2irq(0x2960), .end = evt2irq(0x2960), .flags = IORESOURCE_IRQ, }, }; static struct sh_eth_plat_data sh7757_eth_giga0_pdata = { .phy = 18, .edmac_endian = EDMAC_LITTLE_ENDIAN, .set_mdio_gate = sh7757_eth_giga_set_mdio_gate, .phy_interface = PHY_INTERFACE_MODE_RGMII_ID, }; static struct platform_device sh7757_eth_giga0_device = { .name = "sh7757-gether", .resource = sh_eth_giga0_resources, .id = 2, .num_resources = ARRAY_SIZE(sh_eth_giga0_resources), .dev = { .platform_data = &sh7757_eth_giga0_pdata, }, }; static struct resource sh_eth_giga1_resources[] = { { .start = 0xfee00800, .end = 0xfee00fff, .flags = IORESOURCE_MEM, }, { /* TSU */ .start = 0xfee01800, .end = 0xfee01fff, .flags = IORESOURCE_MEM, }, { .start = evt2irq(0x2980), .end = evt2irq(0x2980), .flags = IORESOURCE_IRQ, }, }; static struct sh_eth_plat_data sh7757_eth_giga1_pdata = { .phy = 19, .edmac_endian = EDMAC_LITTLE_ENDIAN, .set_mdio_gate = sh7757_eth_giga_set_mdio_gate, .phy_interface = PHY_INTERFACE_MODE_RGMII_ID, }; static struct platform_device sh7757_eth_giga1_device = { .name = "sh7757-gether", .resource = sh_eth_giga1_resources, .id = 3, .num_resources = ARRAY_SIZE(sh_eth_giga1_resources), .dev = { .platform_data = &sh7757_eth_giga1_pdata, }, }; /* Fixed 3.3V regulator to be used by SDHI0, MMCIF */ static struct regulator_consumer_supply fixed3v3_power_consumers[] = { REGULATOR_SUPPLY("vmmc", "sh_mobile_sdhi.0"), REGULATOR_SUPPLY("vqmmc", "sh_mobile_sdhi.0"), REGULATOR_SUPPLY("vmmc", "sh_mmcif.0"), REGULATOR_SUPPLY("vqmmc", "sh_mmcif.0"), }; /* SH_MMCIF */ static struct resource sh_mmcif_resources[] = { [0] = { .start = 0xffcb0000, .end = 0xffcb00ff, .flags = IORESOURCE_MEM, }, [1] = { .start = evt2irq(0x1c60), .flags = IORESOURCE_IRQ, }, [2] = { .start = evt2irq(0x1c80), .flags = IORESOURCE_IRQ, }, }; static struct sh_mmcif_plat_data sh_mmcif_plat = { .sup_pclk = 0x0f, .caps = MMC_CAP_4_BIT_DATA | MMC_CAP_8_BIT_DATA | MMC_CAP_NONREMOVABLE, .ocr = MMC_VDD_32_33 | MMC_VDD_33_34, .slave_id_tx = SHDMA_SLAVE_MMCIF_TX, .slave_id_rx = SHDMA_SLAVE_MMCIF_RX, }; static struct platform_device sh_mmcif_device = { .name = "sh_mmcif", .id = 0, .dev = { .platform_data = &sh_mmcif_plat, }, .num_resources = ARRAY_SIZE(sh_mmcif_resources), .resource = sh_mmcif_resources, }; /* SDHI0 */ static struct tmio_mmc_data sdhi_info = { .chan_priv_tx = (void *)SHDMA_SLAVE_SDHI_TX, .chan_priv_rx = (void *)SHDMA_SLAVE_SDHI_RX, .capabilities = MMC_CAP_SD_HIGHSPEED, }; static struct resource sdhi_resources[] = { [0] = { .start = 0xffe50000, .end = 0xffe500ff, .flags = IORESOURCE_MEM, }, [1] = { .start = evt2irq(0x480), .flags = IORESOURCE_IRQ, }, }; static struct platform_device sdhi_device = { .name = "sh_mobile_sdhi", .num_resources = ARRAY_SIZE(sdhi_resources), .resource = sdhi_resources, .id = 0, .dev = { .platform_data = &sdhi_info, }, };
static int usbhs0_get_id(struct platform_device *pdev) { return USBHS_GADGET; }

Contributors

PersonTokensPropCommitsCommitProp
Yoshihiro Shimoda14100.00%1100.00%
Total14100.00%1100.00%

static struct renesas_usbhs_platform_info usb0_data = { .platform_callback = { .get_id = usbhs0_get_id, }, .driver_param = { .buswait_bwait = 5, } }; static struct resource usb0_resources[] = { [0] = { .start = 0xfe450000, .end = 0xfe4501ff, .flags = IORESOURCE_MEM, }, [1] = { .start = evt2irq(0x840), .end = evt2irq(0x840), .flags = IORESOURCE_IRQ, }, }; static struct platform_device usb0_device = { .name = "renesas_usbhs", .id = 0, .dev = { .platform_data = &usb0_data, }, .num_resources = ARRAY_SIZE(usb0_resources), .resource = usb0_resources, }; static struct platform_device *sh7757lcr_devices[] __initdata = { &heartbeat_device, &sh7757_eth0_device, &sh7757_eth1_device, &sh7757_eth_giga0_device, &sh7757_eth_giga1_device, &sh_mmcif_device, &sdhi_device, &usb0_device, }; static struct flash_platform_data spi_flash_data = { .name = "m25p80", .type = "m25px64", }; static struct spi_board_info spi_board_info[] = { { .modalias = "m25p80", .max_speed_hz = 25000000, .bus_num = 0, .chip_select = 1, .platform_data = &spi_flash_data, }, };
static int __init sh7757lcr_devices_setup(void) { regulator_register_always_on(0, "fixed-3.3V", fixed3v3_power_consumers, ARRAY_SIZE(fixed3v3_power_consumers), 3300000); /* RGMII (PTA) */ gpio_request(GPIO_FN_ET0_MDC, NULL); gpio_request(GPIO_FN_ET0_MDIO, NULL); gpio_request(GPIO_FN_ET1_MDC, NULL); gpio_request(GPIO_FN_ET1_MDIO, NULL); /* ONFI (PTB, PTZ) */ gpio_request(GPIO_FN_ON_NRE, NULL); gpio_request(GPIO_FN_ON_NWE, NULL); gpio_request(GPIO_FN_ON_NWP, NULL); gpio_request(GPIO_FN_ON_NCE0, NULL); gpio_request(GPIO_FN_ON_R_B0, NULL); gpio_request(GPIO_FN_ON_ALE, NULL); gpio_request(GPIO_FN_ON_CLE, NULL); gpio_request(GPIO_FN_ON_DQ7, NULL); gpio_request(GPIO_FN_ON_DQ6, NULL); gpio_request(GPIO_FN_ON_DQ5, NULL); gpio_request(GPIO_FN_ON_DQ4, NULL); gpio_request(GPIO_FN_ON_DQ3, NULL); gpio_request(GPIO_FN_ON_DQ2, NULL); gpio_request(GPIO_FN_ON_DQ1, NULL); gpio_request(GPIO_FN_ON_DQ0, NULL); /* IRQ8 to 0 (PTB, PTC) */ gpio_request(GPIO_FN_IRQ8, NULL); gpio_request(GPIO_FN_IRQ7, NULL); gpio_request(GPIO_FN_IRQ6, NULL); gpio_request(GPIO_FN_IRQ5, NULL); gpio_request(GPIO_FN_IRQ4, NULL); gpio_request(GPIO_FN_IRQ3, NULL); gpio_request(GPIO_FN_IRQ2, NULL); gpio_request(GPIO_FN_IRQ1, NULL); gpio_request(GPIO_FN_IRQ0, NULL); /* SPI0 (PTD) */ gpio_request(GPIO_FN_SP0_MOSI, NULL); gpio_request(GPIO_FN_SP0_MISO, NULL); gpio_request(GPIO_FN_SP0_SCK, NULL); gpio_request(GPIO_FN_SP0_SCK_FB, NULL); gpio_request(GPIO_FN_SP0_SS0, NULL); gpio_request(GPIO_FN_SP0_SS1, NULL); gpio_request(GPIO_FN_SP0_SS2, NULL); gpio_request(GPIO_FN_SP0_SS3, NULL); /* RMII 0/1 (PTE, PTF) */ gpio_request(GPIO_FN_RMII0_CRS_DV, NULL); gpio_request(GPIO_FN_RMII0_TXD1, NULL); gpio_request(GPIO_FN_RMII0_TXD0, NULL); gpio_request(GPIO_FN_RMII0_TXEN, NULL); gpio_request(GPIO_FN_RMII0_REFCLK, NULL); gpio_request(GPIO_FN_RMII0_RXD1, NULL); gpio_request(GPIO_FN_RMII0_RXD0, NULL); gpio_request(GPIO_FN_RMII0_RX_ER, NULL); gpio_request(GPIO_FN_RMII1_CRS_DV, NULL); gpio_request(GPIO_FN_RMII1_TXD1, NULL); gpio_request(GPIO_FN_RMII1_TXD0, NULL); gpio_request(GPIO_FN_RMII1_TXEN, NULL); gpio_request(GPIO_FN_RMII1_REFCLK, NULL); gpio_request(GPIO_FN_RMII1_RXD1, NULL); gpio_request(GPIO_FN_RMII1_RXD0, NULL); gpio_request(GPIO_FN_RMII1_RX_ER, NULL); /* eMMC (PTG) */ gpio_request(GPIO_FN_MMCCLK, NULL); gpio_request(GPIO_FN_MMCCMD, NULL); gpio_request(GPIO_FN_MMCDAT7, NULL); gpio_request(GPIO_FN_MMCDAT6, NULL); gpio_request(GPIO_FN_MMCDAT5, NULL); gpio_request(GPIO_FN_MMCDAT4, NULL); gpio_request(GPIO_FN_MMCDAT3, NULL); gpio_request(GPIO_FN_MMCDAT2, NULL); gpio_request(GPIO_FN_MMCDAT1, NULL); gpio_request(GPIO_FN_MMCDAT0, NULL); /* LPC (PTG, PTH, PTQ, PTU) */ gpio_request(GPIO_FN_SERIRQ, NULL); gpio_request(GPIO_FN_LPCPD, NULL); gpio_request(GPIO_FN_LDRQ, NULL); gpio_request(GPIO_FN_WP, NULL); gpio_request(GPIO_FN_FMS0, NULL); gpio_request(GPIO_FN_LAD3, NULL); gpio_request(GPIO_FN_LAD2, NULL); gpio_request(GPIO_FN_LAD1, NULL); gpio_request(GPIO_FN_LAD0, NULL); gpio_request(GPIO_FN_LFRAME, NULL); gpio_request(GPIO_FN_LRESET, NULL); gpio_request(GPIO_FN_LCLK, NULL); gpio_request(GPIO_FN_LGPIO7, NULL); gpio_request(GPIO_FN_LGPIO6, NULL); gpio_request(GPIO_FN_LGPIO5, NULL); gpio_request(GPIO_FN_LGPIO4, NULL); /* SPI1 (PTH) */ gpio_request(GPIO_FN_SP1_MOSI, NULL); gpio_request(GPIO_FN_SP1_MISO, NULL); gpio_request(GPIO_FN_SP1_SCK, NULL); gpio_request(GPIO_FN_SP1_SCK_FB, NULL); gpio_request(GPIO_FN_SP1_SS0, NULL); gpio_request(GPIO_FN_SP1_SS1, NULL); /* SDHI (PTI) */ gpio_request(GPIO_FN_SD_WP, NULL); gpio_request(GPIO_FN_SD_CD, NULL); gpio_request(GPIO_FN_SD_CLK, NULL); gpio_request(GPIO_FN_SD_CMD, NULL); gpio_request(GPIO_FN_SD_D3, NULL); gpio_request(GPIO_FN_SD_D2, NULL); gpio_request(GPIO_FN_SD_D1, NULL); gpio_request(GPIO_FN_SD_D0, NULL); /* SCIF3/4 (PTJ, PTW) */ gpio_request(GPIO_FN_RTS3, NULL); gpio_request(GPIO_FN_CTS3, NULL); gpio_request(GPIO_FN_TXD3, NULL); gpio_request(GPIO_FN_RXD3, NULL); gpio_request(GPIO_FN_RTS4, NULL); gpio_request(GPIO_FN_RXD4, NULL); gpio_request(GPIO_FN_TXD4, NULL); gpio_request(GPIO_FN_CTS4, NULL); /* SERMUX (PTK, PTL, PTO, PTV) */ gpio_request(GPIO_FN_COM2_TXD, NULL); gpio_request(GPIO_FN_COM2_RXD, NULL); gpio_request(GPIO_FN_COM2_RTS, NULL); gpio_request(GPIO_FN_COM2_CTS, NULL); gpio_request(GPIO_FN_COM2_DTR, NULL); gpio_request(GPIO_FN_COM2_DSR, NULL); gpio_request(GPIO_FN_COM2_DCD, NULL); gpio_request(GPIO_FN_COM2_RI, NULL); gpio_request(GPIO_FN_RAC_RXD, NULL); gpio_request(GPIO_FN_RAC_RTS, NULL); gpio_request(GPIO_FN_RAC_CTS, NULL); gpio_request(GPIO_FN_RAC_DTR, NULL); gpio_request(GPIO_FN_RAC_DSR, NULL); gpio_request(GPIO_FN_RAC_DCD, NULL); gpio_request(GPIO_FN_RAC_TXD, NULL); gpio_request(GPIO_FN_COM1_TXD, NULL); gpio_request(GPIO_FN_COM1_RXD, NULL); gpio_request(GPIO_FN_COM1_RTS, NULL); gpio_request(GPIO_FN_COM1_CTS, NULL); writeb(0x10, 0xfe470000); /* SMR0: SerMux mode 0 */ /* IIC (PTM, PTR, PTS) */ gpio_request(GPIO_FN_SDA7, NULL); gpio_request(GPIO_FN_SCL7, NULL); gpio_request(GPIO_FN_SDA6, NULL); gpio_request(GPIO_FN_SCL6, NULL); gpio_request(GPIO_FN_SDA5, NULL); gpio_request(GPIO_FN_SCL5, NULL); gpio_request(GPIO_FN_SDA4, NULL); gpio_request(GPIO_FN_SCL4, NULL); gpio_request(GPIO_FN_SDA3, NULL); gpio_request(GPIO_FN_SCL3, NULL); gpio_request(GPIO_FN_SDA2, NULL); gpio_request(GPIO_FN_SCL2, NULL); gpio_request(GPIO_FN_SDA1, NULL); gpio_request(GPIO_FN_SCL1, NULL); gpio_request(GPIO_FN_SDA0, NULL); gpio_request(GPIO_FN_SCL0, NULL); /* USB (PTN) */ gpio_request(GPIO_FN_VBUS_EN, NULL); gpio_request(GPIO_FN_VBUS_OC, NULL); /* SGPIO1/0 (PTN, PTO) */ gpio_request(GPIO_FN_SGPIO1_CLK, NULL); gpio_request(GPIO_FN_SGPIO1_LOAD, NULL); gpio_request(GPIO_FN_SGPIO1_DI, NULL); gpio_request(GPIO_FN_SGPIO1_DO, NULL); gpio_request(GPIO_FN_SGPIO0_CLK, NULL); gpio_request(GPIO_FN_SGPIO0_LOAD, NULL); gpio_request(GPIO_FN_SGPIO0_DI, NULL); gpio_request(GPIO_FN_SGPIO0_DO, NULL); /* WDT (PTN) */ gpio_request(GPIO_FN_SUB_CLKIN, NULL); /* System (PTT) */ gpio_request(GPIO_FN_STATUS1, NULL); gpio_request(GPIO_FN_STATUS0, NULL); /* PWMX (PTT) */ gpio_request(GPIO_FN_PWMX1, NULL); gpio_request(GPIO_FN_PWMX0, NULL); /* R-SPI (PTV) */ gpio_request(GPIO_FN_R_SPI_MOSI, NULL); gpio_request(GPIO_FN_R_SPI_MISO, NULL); gpio_request(GPIO_FN_R_SPI_RSPCK, NULL); gpio_request(GPIO_FN_R_SPI_SSL0, NULL); gpio_request(GPIO_FN_R_SPI_SSL1, NULL); /* EVC (PTV, PTW) */ gpio_request(GPIO_FN_EVENT7, NULL); gpio_request(GPIO_FN_EVENT6, NULL); gpio_request(GPIO_FN_EVENT5, NULL); gpio_request(GPIO_FN_EVENT4, NULL); gpio_request(GPIO_FN_EVENT3, NULL); gpio_request(GPIO_FN_EVENT2, NULL); gpio_request(GPIO_FN_EVENT1, NULL); gpio_request(GPIO_FN_EVENT0, NULL); /* LED for heartbeat */ gpio_request(GPIO_PTU3, NULL); gpio_direction_output(GPIO_PTU3, 1); gpio_request(GPIO_PTU2, NULL); gpio_direction_output(GPIO_PTU2, 1); gpio_request(GPIO_PTU1, NULL); gpio_direction_output(GPIO_PTU1, 1); gpio_request(GPIO_PTU0, NULL); gpio_direction_output(GPIO_PTU0, 1); /* control for MDIO of Gigabit Ethernet */ gpio_request(GPIO_PTT4, NULL); gpio_direction_output(GPIO_PTT4, 1); /* control for eMMC */ gpio_request(GPIO_PTT7, NULL); /* eMMC_RST# */ gpio_direction_output(GPIO_PTT7, 0); gpio_request(GPIO_PTT6, NULL); /* eMMC_INDEX# */ gpio_direction_output(GPIO_PTT6, 0); gpio_request(GPIO_PTT5, NULL); /* eMMC_PRST# */ gpio_direction_output(GPIO_PTT5, 1); /* register SPI device information */ spi_register_board_info(spi_board_info, ARRAY_SIZE(spi_board_info)); /* General platform */ return platform_add_devices(sh7757lcr_devices, ARRAY_SIZE(sh7757lcr_devices)); }

Contributors

PersonTokensPropCommitsCommitProp
Yoshihiro Shimoda131898.80%266.67%
Guennadi Liakhovetski161.20%133.33%
Total1334100.00%3100.00%

arch_initcall(sh7757lcr_devices_setup); /* Initialize IRQ setting */
void __init init_sh7757lcr_IRQ(void) { plat_irq_setup_pins(IRQ_MODE_IRQ7654); plat_irq_setup_pins(IRQ_MODE_IRQ3210); }

Contributors

PersonTokensPropCommitsCommitProp
Yoshihiro Shimoda18100.00%1100.00%
Total18100.00%1100.00%

/* Initialize the board */
static void __init sh7757lcr_setup(char **cmdline_p) { printk(KERN_INFO "Renesas R0P7757LC0012RL support.\n"); }

Contributors

PersonTokensPropCommitsCommitProp
Yoshihiro Shimoda18100.00%1100.00%
Total18100.00%1100.00%


static int sh7757lcr_mode_pins(void) { int value = 0; /* These are the factory default settings of S3 (Low active). * If you change these dip switches then you will need to * adjust the values below as well. */ value |= MODE_PIN0; /* Clock Mode: 1 */ return value; }

Contributors

PersonTokensPropCommitsCommitProp
Yoshihiro Shimoda22100.00%1100.00%
Total22100.00%1100.00%

/* The Machine Vector */ static struct sh_machine_vector mv_sh7757lcr __initmv = { .mv_name = "SH7757LCR", .mv_setup = sh7757lcr_setup, .mv_init_irq = init_sh7757lcr_IRQ, .mv_mode_pins = sh7757lcr_mode_pins, };

Overall Contributors

PersonTokensPropCommitsCommitProp
Yoshihiro Shimoda259094.66%853.33%
Guennadi Liakhovetski692.52%213.33%
Paul Mundt552.01%16.67%
Kuninori Morimoto160.58%213.33%
Sergei Shtylyov40.15%16.67%
Nobuhiro Iwamatsu20.07%16.67%
Total2736100.00%15100.00%
Directory: arch/sh/boards
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.
Created with cregit.