Release 4.14 arch/sh/drivers/dma/dma-sh.c

/*
 * arch/sh/drivers/dma/dma-sh.c
 *
 * SuperH On-chip DMAC Support
 *
 * Copyright (C) 2000 Takashi YOSHII
 * Copyright (C) 2003, 2004 Paul Mundt
 * Copyright (C) 2005 Andriy Skulysh
 *
 * This file is subject to the terms and conditions of the GNU General Public
 * License.  See the file "COPYING" in the main directory of this archive
 * for more details.
 */
#include <linux/init.h>
#include <linux/interrupt.h>
#include <linux/module.h>
#include <linux/io.h>
#include <mach-dreamcast/mach/dma.h>
#include <asm/dma.h>
#include <asm/dma-register.h>
#include <cpu/dma-register.h>
#include <cpu/dma.h>

/*
 * Define the default configuration for dual address memory-memory transfer.
 * The 0x400 value represents auto-request, external->external.
 */

#define RS_DUAL	(DM_INC | SM_INC | RS_AUTO | TS_INDEX2VAL(XMIT_SZ_32BIT))



static unsigned long dma_find_base(unsigned int chan)
{
	unsigned long base = SH_DMAC_BASE0;

#ifdef SH_DMAC_BASE1
	if (chan >= 6)
		base = SH_DMAC_BASE1;
#endif

	return base;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Paul Mundt
32
91.43%
1
33.33%
Nobuhiro Iwamatsu
2
5.71%
1
33.33%
Jamie Lenehan
1
2.86%
1
33.33%
Total
35
100.00%
3
100.00%



static unsigned long dma_base_addr(unsigned int chan)
{
	unsigned long base = dma_find_base(chan);

	/* Normalize offset calculation */
	if (chan >= 9)
		chan -= 6;
	if (chan >= 4)
		base += 0x10;

	return base + (chan * 0x10);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Paul Mundt
29
58.00%
2
50.00%
Andrew Morton
16
32.00%
1
25.00%
Nobuhiro Iwamatsu
5
10.00%
1
25.00%
Total
50
100.00%
4
100.00%

#ifdef CONFIG_SH_DMA_IRQ_MULTI


static inline unsigned int get_dmte_irq(unsigned int chan)
{
	return chan >= 6 ? DMTE6_IRQ : DMTE0_IRQ;
}
Contributors
Person
Tokens
Prop
Commits
CommitProp
Paul Mundt
18
85.71%
1
50.00%
Nobuhiro Iwamatsu
3
14.29%
1
50.00%
Total
21
100.00%
2
100.00%

#else


static unsigned int dmte_irq_map[] = {
	DMTE0_IRQ, DMTE0_IRQ + 1, DMTE0_IRQ + 2, DMTE0_IRQ + 3,

#ifdef DMTE4_IRQ
	DMTE4_IRQ, DMTE4_IRQ + 1,
#endif

#ifdef DMTE6_IRQ
	DMTE6_IRQ, DMTE6_IRQ + 1,
#endif

#ifdef DMTE8_IRQ
	DMTE8_IRQ, DMTE9_IRQ, DMTE10_IRQ, DMTE11_IRQ,
#endif
};



static inline unsigned int get_dmte_irq(unsigned int chan)
{
	return dmte_irq_map[chan];
}
Contributors
Person
Tokens
Prop
Commits
CommitProp
Paul Mundt
18
100.00%
1
100.00%
Total
18
100.00%
1
100.00%

#endif

/*
 * We determine the correct shift size based off of the CHCR transmit size
 * for the given channel. Since we know that it will take:
 *
 *      info->count >> ts_shift[transmit_size]
 *
 * iterations to complete the transfer.
 */

static unsigned int ts_shift[] = TS_SHIFT;



static inline unsigned int calc_xmit_shift(struct dma_channel *chan)
{
	u32 chcr = __raw_readl(dma_base_addr(chan->chan) + CHCR);
	int cnt = ((chcr & CHCR_TS_LOW_MASK) >> CHCR_TS_LOW_SHIFT) |
		((chcr & CHCR_TS_HIGH_MASK) >> CHCR_TS_HIGH_SHIFT);

	return ts_shift[cnt];
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Guennadi Liakhovetski
22
38.60%
1
14.29%
Paul Mundt
22
38.60%
4
57.14%
Andrew Morton
10
17.54%
1
14.29%
Nobuhiro Iwamatsu
3
5.26%
1
14.29%
Total
57
100.00%
7
100.00%

/*
 * The transfer end interrupt must read the chcr register to end the
 * hardware interrupt active condition.
 * Besides that it needs to waken any waiting process, which should handle
 * setting up the next transfer.
 */


static irqreturn_t dma_tei(int irq, void *dev_id)
{
	struct dma_channel *chan = dev_id;
	u32 chcr;

	chcr = __raw_readl(dma_base_addr(chan->chan) + CHCR);

	if (!(chcr & CHCR_TE))
		return IRQ_NONE;

	chcr &= ~(CHCR_IE | CHCR_DE);
	__raw_writel(chcr, (dma_base_addr(chan->chan) + CHCR));

	wake_up(&chan->wait_queue);

	return IRQ_HANDLED;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Andrew Morton
46
54.12%
3
42.86%
Paul Mundt
31
36.47%
3
42.86%
Nobuhiro Iwamatsu
8
9.41%
1
14.29%
Total
85
100.00%
7
100.00%



static int sh_dmac_request_dma(struct dma_channel *chan)
{
	if (unlikely(!(chan->flags & DMA_TEI_CAPABLE)))
		return 0;

	return request_irq(get_dmte_irq(chan->chan), dma_tei, IRQF_SHARED,
			   chan->dev_id, chan);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Paul Mundt
30
61.22%
4
44.44%
Andrew Morton
15
30.61%
3
33.33%
Nobuhiro Iwamatsu
2
4.08%
1
11.11%
Julia Lawall
2
4.08%
1
11.11%
Total
49
100.00%
9
100.00%



static void sh_dmac_free_dma(struct dma_channel *chan)
{
	free_irq(get_dmte_irq(chan->chan), chan);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Andrew Morton
14
60.87%
2
66.67%
Paul Mundt
9
39.13%
1
33.33%
Total
23
100.00%
3
100.00%


static int

sh_dmac_configure_channel(struct dma_channel *chan, unsigned long chcr)
{
	if (!chcr)
		chcr = RS_DUAL | CHCR_IE;

	if (chcr & CHCR_IE) {
		chcr &= ~CHCR_IE;
		chan->flags |= DMA_TEI_CAPABLE;
	} else {
		chan->flags &= ~DMA_TEI_CAPABLE;
	}

	__raw_writel(chcr, (dma_base_addr(chan->chan) + CHCR));

	chan->flags |= DMA_CONFIGURED;
	return 0;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Paul Mundt
47
58.75%
4
50.00%
Andrew Morton
24
30.00%
2
25.00%
Nobuhiro Iwamatsu
5
6.25%
1
12.50%
Manuel Lauss
4
5.00%
1
12.50%
Total
80
100.00%
8
100.00%



static void sh_dmac_enable_dma(struct dma_channel *chan)
{
	int irq;
	u32 chcr;

	chcr = __raw_readl(dma_base_addr(chan->chan) + CHCR);
	chcr |= CHCR_DE;

	if (chan->flags & DMA_TEI_CAPABLE)
		chcr |= CHCR_IE;

	__raw_writel(chcr, (dma_base_addr(chan->chan) + CHCR));

	if (chan->flags & DMA_TEI_CAPABLE) {
		irq = get_dmte_irq(chan->chan);
		enable_irq(irq);
	}
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Paul Mundt
46
52.87%
4
50.00%
Andrew Morton
33
37.93%
3
37.50%
Nobuhiro Iwamatsu
8
9.20%
1
12.50%
Total
87
100.00%
8
100.00%



static void sh_dmac_disable_dma(struct dma_channel *chan)
{
	int irq;
	u32 chcr;

	if (chan->flags & DMA_TEI_CAPABLE) {
		irq = get_dmte_irq(chan->chan);
		disable_irq(irq);
	}

	chcr = __raw_readl(dma_base_addr(chan->chan) + CHCR);
	chcr &= ~(CHCR_DE | CHCR_TE | CHCR_IE);
	__raw_writel(chcr, (dma_base_addr(chan->chan) + CHCR));
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Andrew Morton
44
53.66%
3
37.50%
Paul Mundt
30
36.59%
4
50.00%
Nobuhiro Iwamatsu
8
9.76%
1
12.50%
Total
82
100.00%
8
100.00%



static int sh_dmac_xfer_dma(struct dma_channel *chan)
{
	/*
         * If we haven't pre-configured the channel with special flags, use
         * the defaults.
         */
	if (unlikely(!(chan->flags & DMA_CONFIGURED)))
		sh_dmac_configure_channel(chan, 0);

	sh_dmac_disable_dma(chan);

	/*
         * Single-address mode usage note!
         *
         * It's important that we don't accidentally write any value to SAR/DAR
         * (this includes 0) that hasn't been directly specified by the user if
         * we're in single-address mode.
         *
         * In this case, only one address can be defined, anything else will
         * result in a DMA address error interrupt (at least on the SH-4),
         * which will subsequently halt the transfer.
         *
         * Channel 2 on the Dreamcast is a special case, as this is used for
         * cascading to the PVR2 DMAC. In this case, we still need to write
         * SAR and DAR, regardless of value, in order for cascading to work.
         */
	if (chan->sar || (mach_is_dreamcast() &&
			  chan->chan == PVR2_CASCADE_CHAN))
		__raw_writel(chan->sar, (dma_base_addr(chan->chan) + SAR));
	if (chan->dar || (mach_is_dreamcast() &&
			  chan->chan == PVR2_CASCADE_CHAN))
		__raw_writel(chan->dar, (dma_base_addr(chan->chan) + DAR));

	__raw_writel(chan->count >> calc_xmit_shift(chan),
		(dma_base_addr(chan->chan) + TCR));

	sh_dmac_enable_dma(chan);

	return 0;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Andrew Morton
92
65.71%
3
37.50%
Paul Mundt
33
23.57%
4
50.00%
Nobuhiro Iwamatsu
15
10.71%
1
12.50%
Total
140
100.00%
8
100.00%



static int sh_dmac_get_dma_residue(struct dma_channel *chan)
{
	if (!(__raw_readl(dma_base_addr(chan->chan) + CHCR) & CHCR_DE))
		return 0;

	return __raw_readl(dma_base_addr(chan->chan) + TCR)
		 << calc_xmit_shift(chan);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Andrew Morton
26
50.98%
3
42.86%
Paul Mundt
19
37.25%
3
42.86%
Nobuhiro Iwamatsu
6
11.76%
1
14.29%
Total
51
100.00%
7
100.00%

/*
 * DMAOR handling
 */
#if defined(CONFIG_CPU_SUBTYPE_SH7723)	|| \
    defined(CONFIG_CPU_SUBTYPE_SH7724)	|| \
    defined(CONFIG_CPU_SUBTYPE_SH7780)	|| \
    defined(CONFIG_CPU_SUBTYPE_SH7785)

#define NR_DMAOR	2
#else

#define NR_DMAOR	1
#endif

/*
 * DMAOR bases are broken out amongst channel groups. DMAOR0 manages
 * channels 0 - 5, DMAOR1 6 - 11 (optional).
 */

#define dmaor_read_reg(n)		__raw_readw(dma_find_base((n)*6))

#define dmaor_write_reg(n, data)	__raw_writew(data, dma_find_base(n)*6)



static inline int dmaor_reset(int no)
{
	unsigned long dmaor = dmaor_read_reg(no);

	/* Try to clear the error flags first, incase they are set */
	dmaor &= ~(DMAOR_NMIF | DMAOR_AE);
	dmaor_write_reg(no, dmaor);

	dmaor |= DMAOR_INIT;
	dmaor_write_reg(no, dmaor);

	/* See if we got an error again */
	if ((dmaor_read_reg(no) & (DMAOR_AE | DMAOR_NMIF))) {
		printk(KERN_ERR "dma-sh: Can't initialize DMAOR.\n");
		return -EINVAL;
	}

	return 0;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Paul Mundt
66
84.62%
1
50.00%
Nobuhiro Iwamatsu
12
15.38%
1
50.00%
Total
78
100.00%
2
100.00%

/*
 * DMAE handling
 */
#ifdef CONFIG_CPU_SH4

#if defined(DMAE1_IRQ)

#define NR_DMAE		2
#else

#define NR_DMAE		1
#endif


static const char *dmae_name[] = {
	"DMAC Address Error0",
	"DMAC Address Error1"
};

#ifdef CONFIG_SH_DMA_IRQ_MULTI


static inline unsigned int get_dma_error_irq(int n)
{
	return get_dmte_irq(n * 6);
}
Contributors
Person
Tokens
Prop
Commits
CommitProp
Paul Mundt
19
100.00%
1
100.00%
Total
19
100.00%
1
100.00%

#else


static unsigned int dmae_irq_map[] = {
	DMAE0_IRQ,

#ifdef DMAE1_IRQ
	DMAE1_IRQ,
#endif
};



static inline unsigned int get_dma_error_irq(int n)
{
	return dmae_irq_map[n];
}
Contributors
Person
Tokens
Prop
Commits
CommitProp
Paul Mundt
17
100.00%
1
100.00%
Total
17
100.00%
1
100.00%

#endif



static irqreturn_t dma_err(int irq, void *dummy)
{
	int i;

	for (i = 0; i < NR_DMAOR; i++)
		dmaor_reset(i);

	disable_irq(irq);

	return IRQ_HANDLED;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Paul Mundt
35
83.33%
3
75.00%
Nobuhiro Iwamatsu
7
16.67%
1
25.00%
Total
42
100.00%
4
100.00%



static int dmae_irq_init(void)
{
	int n;

	for (n = 0; n < NR_DMAE; n++) {
		int i = request_irq(get_dma_error_irq(n), dma_err,
				    IRQF_SHARED, dmae_name[n], (void *)dmae_name[n]);
		if (unlikely(i < 0)) {
			printk(KERN_ERR "%s request_irq fail\n", dmae_name[n]);
			return i;
		}
	}

	return 0;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Paul Mundt
60
72.29%
1
33.33%
Nobuhiro Iwamatsu
15
18.07%
1
33.33%
Mike Frysinger
8
9.64%
1
33.33%
Total
83
100.00%
3
100.00%



static void dmae_irq_free(void)
{
	int n;

	for (n = 0; n < NR_DMAE; n++)
		free_irq(get_dma_error_irq(n), NULL);
}
Contributors
Person
Tokens
Prop
Commits
CommitProp
Paul Mundt
30
88.24%
2
66.67%
Nobuhiro Iwamatsu
4
11.76%
1
33.33%
Total
34
100.00%
3
100.00%

#else


static inline int dmae_irq_init(void)
{
	return 0;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Paul Mundt
12
100.00%
2
100.00%
Total
12
100.00%
2
100.00%



static void dmae_irq_free(void)
{
}
Contributors
Person
Tokens
Prop
Commits
CommitProp
Paul Mundt
7
100.00%
1
100.00%
Total
7
100.00%
1
100.00%

#endif


static struct dma_ops sh_dmac_ops = {
	.request	= sh_dmac_request_dma,
	.free		= sh_dmac_free_dma,
	.get_residue	= sh_dmac_get_dma_residue,
	.xfer		= sh_dmac_xfer_dma,
	.configure	= sh_dmac_configure_channel,
};


static struct dma_info sh_dmac_info = {
	.name		= "sh_dmac",
	.nr_channels	= CONFIG_NR_ONCHIP_DMA_CHANNELS,
	.ops		= &sh_dmac_ops,
	.flags		= DMAC_CHANNELS_TEI_CAPABLE,
};



static int __init sh_dmac_init(void)
{
	struct dma_info *info = &sh_dmac_info;
	int i, rc;

	/*
         * Initialize DMAE, for parts that support it.
         */
	rc = dmae_irq_init();
	if (unlikely(rc != 0))
		return rc;

	/*
         * Initialize DMAOR, and clean up any error flags that may have
         * been set.
         */
	for (i = 0; i < NR_DMAOR; i++) {
		rc = dmaor_reset(i);
		if (unlikely(rc != 0))
			return rc;
	}

	return register_dmac(info);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Paul Mundt
39
48.15%
4
50.00%
Andrew Morton
24
29.63%
3
37.50%
Nobuhiro Iwamatsu
18
22.22%
1
12.50%
Total
81
100.00%
8
100.00%



static void __exit sh_dmac_exit(void)
{
	dmae_irq_free();
	unregister_dmac(&sh_dmac_info);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Paul Mundt
17
94.44%
3
75.00%
Andrew Morton
1
5.56%
1
25.00%
Total
18
100.00%
4
100.00%


subsys_initcall(sh_dmac_init);

module_exit(sh_dmac_exit);

MODULE_AUTHOR("Takashi YOSHII, Paul Mundt, Andriy Skulysh");
MODULE_DESCRIPTION("SuperH On-Chip DMAC Support");
MODULE_LICENSE("GPL");
Overall Contributors
Person
Tokens
Prop
Commits
CommitProp
Paul Mundt
893
60.34%
9
47.37%
Andrew Morton
414
27.97%
3
15.79%
Nobuhiro Iwamatsu
127
8.58%
1
5.26%
Guennadi Liakhovetski
30
2.03%
1
5.26%
Mike Frysinger
8
0.54%
1
5.26%
Manuel Lauss
4
0.27%
1
5.26%
Julia Lawall
2
0.14%
1
5.26%
Jamie Lenehan
1
0.07%
1
5.26%
Geert Uytterhoeven
1
0.07%
1
5.26%
Total
1480
100.00%
19
100.00%
Directory: arch/sh/drivers/dma

Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.