/* * include/asm-sh/cpu-sh2/watchdog.h * * Copyright (C) 2002, 2003 Paul Mundt * * This file is subject to the terms and conditions of the GNU General Public * License. See the file "COPYING" in the main directory of this archive * for more details. */ #ifndef __ASM_CPU_SH2_WATCHDOG_H #define __ASM_CPU_SH2_WATCHDOG_H /* * More SH-2 brilliance .. its not good enough that we can't read * and write the same sizes to WTCNT, now we have to read and write * with different sizes at different addresses for WTCNT _and_ RSTCSR. * * At least on the bright side no one has managed to screw over WTCSR * in this fashion .. yet. */ /* Register definitions */ #define WTCNT 0xfffffe80 #define WTCSR 0xfffffe80 #define RSTCSR 0xfffffe82 #define WTCNT_R (WTCNT + 1) #define RSTCSR_R (RSTCSR + 1) /* Bit definitions */ #define WTCSR_IOVF 0x80 #define WTCSR_WT 0x40 #define WTCSR_TME 0x20 #define WTCSR_RSTS 0x00 #define RSTCSR_RSTS 0x20 /** * sh_wdt_read_rstcsr - Read from Reset Control/Status Register * * Reads back the RSTCSR value. */
static inline __u8 sh_wdt_read_rstcsr(void) { /* * Same read/write brain-damage as for WTCNT here.. */ return __raw_readb(RSTCSR_R); }Contributors
Person | Tokens | Prop | Commits | CommitProp |
Paul Mundt | 16 | 100.00% | 2 | 100.00% |
Total | 16 | 100.00% | 2 | 100.00% |
Person | Tokens | Prop | Commits | CommitProp |
Paul Mundt | 27 | 100.00% | 2 | 100.00% |
Total | 27 | 100.00% | 2 | 100.00% |
Person | Tokens | Prop | Commits | CommitProp |
Paul Mundt | 98 | 100.00% | 2 | 100.00% |
Total | 98 | 100.00% | 2 | 100.00% |