Release 4.14 arch/sparc/include/asm/irqflags_64.h
/* SPDX-License-Identifier: GPL-2.0 */
/*
* include/asm/irqflags.h
*
* IRQ flags handling
*
* This file gets included from lowlevel asm headers too, to provide
* wrapped versions of the local_irq_*() APIs, based on the
* arch_local_irq_*() functions from the lowlevel headers.
*/
#ifndef _ASM_IRQFLAGS_H
#define _ASM_IRQFLAGS_H
#include <asm/pil.h>
#ifndef __ASSEMBLY__
static inline notrace unsigned long arch_local_save_flags(void)
{
unsigned long flags;
__asm__ __volatile__(
"rdpr %%pil, %0"
: "=r" (flags)
);
return flags;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Sam Ravnborg | 19 | 90.48% | 1 | 33.33% |
| Steven Rostedt | 1 | 4.76% | 1 | 33.33% |
| David Howells | 1 | 4.76% | 1 | 33.33% |
| Total | 21 | 100.00% | 3 | 100.00% |
static inline notrace void arch_local_irq_restore(unsigned long flags)
{
__asm__ __volatile__(
"wrpr %0, %%pil"
: /* no output */
: "r" (flags)
: "memory"
);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Sam Ravnborg | 15 | 88.24% | 1 | 33.33% |
| David Howells | 1 | 5.88% | 1 | 33.33% |
| Steven Rostedt | 1 | 5.88% | 1 | 33.33% |
| Total | 17 | 100.00% | 3 | 100.00% |
static inline notrace void arch_local_irq_disable(void)
{
__asm__ __volatile__(
"wrpr %0, %%pil"
: /* no outputs */
: "i" (PIL_NORMAL_MAX)
: "memory"
);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Sam Ravnborg | 11 | 73.33% | 1 | 25.00% |
| David S. Miller | 2 | 13.33% | 1 | 25.00% |
| Steven Rostedt | 1 | 6.67% | 1 | 25.00% |
| David Howells | 1 | 6.67% | 1 | 25.00% |
| Total | 15 | 100.00% | 4 | 100.00% |
static inline notrace void arch_local_irq_enable(void)
{
__asm__ __volatile__(
"wrpr 0, %%pil"
: /* no outputs */
: /* no inputs */
: "memory"
);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Sam Ravnborg | 15 | 88.24% | 1 | 33.33% |
| Steven Rostedt | 1 | 5.88% | 1 | 33.33% |
| David Howells | 1 | 5.88% | 1 | 33.33% |
| Total | 17 | 100.00% | 3 | 100.00% |
static inline notrace int arch_irqs_disabled_flags(unsigned long flags)
{
return (flags > 0);
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Sam Ravnborg | 17 | 89.47% | 1 | 33.33% |
| David Howells | 1 | 5.26% | 1 | 33.33% |
| Steven Rostedt | 1 | 5.26% | 1 | 33.33% |
| Total | 19 | 100.00% | 3 | 100.00% |
static inline notrace int arch_irqs_disabled(void)
{
return arch_irqs_disabled_flags(arch_local_save_flags());
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Sam Ravnborg | 12 | 70.59% | 1 | 33.33% |
| David Howells | 4 | 23.53% | 1 | 33.33% |
| Steven Rostedt | 1 | 5.88% | 1 | 33.33% |
| Total | 17 | 100.00% | 3 | 100.00% |
static inline notrace unsigned long arch_local_irq_save(void)
{
unsigned long flags, tmp;
/* Disable interrupts to PIL_NORMAL_MAX unless we already
* are using PIL_NMI, in which case PIL_NMI is retained.
*
* The only values we ever program into the %pil are 0,
* PIL_NORMAL_MAX and PIL_NMI.
*
* Since PIL_NMI is the largest %pil value and all bits are
* set in it (0xf), it doesn't matter what PIL_NORMAL_MAX
* actually is.
*/
__asm__ __volatile__(
"rdpr %%pil, %0\n\t"
"or %0, %2, %1\n\t"
"wrpr %1, 0x0, %%pil"
: "=r" (flags), "=r" (tmp)
: "i" (PIL_NORMAL_MAX)
: "memory"
);
return flags;
}
Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Sam Ravnborg | 16 | 66.67% | 1 | 20.00% |
| David S. Miller | 6 | 25.00% | 2 | 40.00% |
| David Howells | 1 | 4.17% | 1 | 20.00% |
| Steven Rostedt | 1 | 4.17% | 1 | 20.00% |
| Total | 24 | 100.00% | 5 | 100.00% |
#endif /* (__ASSEMBLY__) */
#endif /* !(_ASM_IRQFLAGS_H) */
Overall Contributors
| Person | Tokens | Prop | Commits | CommitProp |
| Sam Ravnborg | 120 | 80.00% | 1 | 14.29% |
| David S. Miller | 11 | 7.33% | 3 | 42.86% |
| David Howells | 11 | 7.33% | 1 | 14.29% |
| Steven Rostedt | 7 | 4.67% | 1 | 14.29% |
| Greg Kroah-Hartman | 1 | 0.67% | 1 | 14.29% |
| Total | 150 | 100.00% | 7 | 100.00% |
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.