Release 4.14 arch/x86/include/asm/apic.h
#ifndef _ASM_X86_APIC_H
#define _ASM_X86_APIC_H
#include <linux/cpumask.h>
#include <asm/alternative.h>
#include <asm/cpufeature.h>
#include <asm/apicdef.h>
#include <linux/atomic.h>
#include <asm/fixmap.h>
#include <asm/mpspec.h>
#include <asm/msr.h>
#define ARCH_APICTIMER_STOPS_ON_C3 1
/*
* Debugging macros
*/
#define APIC_QUIET 0
#define APIC_VERBOSE 1
#define APIC_DEBUG 2
/* Macros for apic_extnmi which controls external NMI masking */
#define APIC_EXTNMI_BSP 0
/* Default */
#define APIC_EXTNMI_ALL 1
#define APIC_EXTNMI_NONE 2
/*
* Define the default level of output to be very little
* This can be turned up by using apic=verbose for more
* information and apic=debug for _lots_ of information.
* apic_verbosity is defined in apic.c
*/
#define apic_printk(v, s, a...) do { \
if ((v) <= apic_verbosity) \
printk(s, ##a); \
} while (0)
#if defined(CONFIG_X86_LOCAL_APIC) && defined(CONFIG_X86_32)
extern void generic_apic_probe(void);
#else
static inline void generic_apic_probe(void)
{
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Ingo Molnar | 8 | 100.00% | 1 | 100.00% |
Total | 8 | 100.00% | 1 | 100.00% |
#endif
#ifdef CONFIG_X86_LOCAL_APIC
extern unsigned int apic_verbosity;
extern int local_apic_timer_c2_ok;
extern int disable_apic;
extern unsigned int lapic_timer_frequency;
#ifdef CONFIG_SMP
extern void __inquire_remote_apic(int apicid);
#else /* CONFIG_SMP */
static inline void __inquire_remote_apic(int apicid)
{
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Ingo Molnar | 9 | 100.00% | 1 | 100.00% |
Total | 9 | 100.00% | 1 | 100.00% |
#endif /* CONFIG_SMP */
static inline void default_inquire_remote_apic(int apicid)
{
if (apic_verbosity >= APIC_DEBUG)
__inquire_remote_apic(apicid);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Ingo Molnar | 21 | 100.00% | 1 | 100.00% |
Total | 21 | 100.00% | 1 | 100.00% |
/*
* With 82489DX we can't rely on apic feature bit
* retrieved via cpuid but still have to deal with
* such an apic chip so we assume that SMP configuration
* is found from MP table (64bit case uses ACPI mostly
* which set smp presence flag as well so we are safe
* to use this helper too).
*/
static inline bool apic_from_smp_config(void)
{
return smp_found_config && !disable_apic;
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Cyrill V. Gorcunov | 15 | 100.00% | 1 | 100.00% |
Total | 15 | 100.00% | 1 | 100.00% |
/*
* Basic functions accessing APICs.
*/
#ifdef CONFIG_PARAVIRT
#include <asm/paravirt.h>
#endif
extern int setup_profiling_timer(unsigned int);
static inline void native_apic_mem_write(u32 reg, u32 v)
{
volatile u32 *addr = (volatile u32 *)(APIC_BASE + reg);
alternative_io("movl %0, %P1", "xchgl %0, %P1", X86_BUG_11AP,
ASM_OUTPUT2("=r" (v), "=m" (*addr)),
ASM_OUTPUT2("0" (v), "m" (*addr)));
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Thomas Gleixner | 31 | 46.97% | 1 | 20.00% |
Maciej W. Rozycki | 30 | 45.45% | 1 | 20.00% |
Borislav Petkov | 3 | 4.55% | 2 | 40.00% |
Suresh B. Siddha | 2 | 3.03% | 1 | 20.00% |
Total | 66 | 100.00% | 5 | 100.00% |
static inline u32 native_apic_mem_read(u32 reg)
{
return *((volatile u32 *)(APIC_BASE + reg));
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Thomas Gleixner | 23 | 92.00% | 1 | 50.00% |
Suresh B. Siddha | 2 | 8.00% | 1 | 50.00% |
Total | 25 | 100.00% | 2 | 100.00% |
extern void native_apic_wait_icr_idle(void);
extern u32 native_safe_apic_wait_icr_idle(void);
extern void native_apic_icr_write(u32 low, u32 id);
extern u64 native_apic_icr_read(void);
static inline bool apic_is_x2apic_enabled(void)
{
u64 msr;
if (rdmsrl_safe(MSR_IA32_APICBASE, &msr))
return false;
return msr & X2APIC_ENABLE;
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Thomas Gleixner | 30 | 100.00% | 1 | 100.00% |
Total | 30 | 100.00% | 1 | 100.00% |
extern void enable_IR_x2apic(void);
extern int get_physical_broadcast(void);
extern int lapic_get_maxlvt(void);
extern void clear_local_APIC(void);
extern void disconnect_bsp_APIC(int virt_wire_setup);
extern void disable_local_APIC(void);
extern void lapic_shutdown(void);
extern void sync_Arb_IDs(void);
extern void init_bsp_APIC(void);
extern void setup_local_APIC(void);
extern void init_apic_mappings(void);
void register_lapic_address(unsigned long address);
extern void setup_boot_APIC_clock(void);
extern void setup_secondary_APIC_clock(void);
extern void lapic_update_tsc_freq(void);
extern int APIC_init_uniprocessor(void);
#ifdef CONFIG_X86_64
static inline int apic_force_enable(unsigned long addr)
{
return -1;
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Yinghai Lu | 9 | 60.00% | 1 | 50.00% |
Paolo Bonzini | 6 | 40.00% | 1 | 50.00% |
Total | 15 | 100.00% | 2 | 100.00% |
#else
extern int apic_force_enable(unsigned long addr);
#endif
extern int apic_bsp_setup(bool upmode);
extern void apic_ap_setup(void);
/*
* On 32bit this is mach-xxx local
*/
#ifdef CONFIG_X86_64
extern int apic_is_clustered_box(void);
#else
static inline int apic_is_clustered_box(void)
{
return 0;
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Paolo Bonzini | 10 | 83.33% | 1 | 50.00% |
Thomas Gleixner | 2 | 16.67% | 1 | 50.00% |
Total | 12 | 100.00% | 2 | 100.00% |
#endif
extern int setup_APIC_eilvt(u8 lvt_off, u8 vector, u8 msg_type, u8 mask);
#else /* !CONFIG_X86_LOCAL_APIC */
static inline void lapic_shutdown(void) { }
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Thomas Gleixner | 5 | 62.50% | 1 | 50.00% |
Paolo Bonzini | 3 | 37.50% | 1 | 50.00% |
Total | 8 | 100.00% | 2 | 100.00% |
#define local_apic_timer_c2_ok 1
static inline void init_apic_mappings(void) { }
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Paolo Bonzini | 4 | 50.00% | 1 | 50.00% |
Thomas Gleixner | 4 | 50.00% | 1 | 50.00% |
Total | 8 | 100.00% | 2 | 100.00% |
static inline void disable_local_APIC(void) { }
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Paolo Bonzini | 4 | 50.00% | 1 | 50.00% |
Thomas Gleixner | 4 | 50.00% | 1 | 50.00% |
Total | 8 | 100.00% | 2 | 100.00% |
# define setup_boot_APIC_clock x86_init_noop
# define setup_secondary_APIC_clock x86_init_noop
static inline void lapic_update_tsc_freq(void) { }
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Nicolai Stange | 8 | 100.00% | 1 | 100.00% |
Total | 8 | 100.00% | 1 | 100.00% |
#endif /* !CONFIG_X86_LOCAL_APIC */
#ifdef CONFIG_X86_X2APIC
/*
* Make previous memory operations globally visible before
* sending the IPI through x2apic wrmsr. We need a serializing instruction or
* mfence for this.
*/
static inline void x2apic_wrmsr_fence(void)
{
asm volatile("mfence" : : : "memory");
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Paolo Bonzini | 8 | 66.67% | 1 | 50.00% |
Thomas Gleixner | 4 | 33.33% | 1 | 50.00% |
Total | 12 | 100.00% | 2 | 100.00% |
static inline void native_apic_msr_write(u32 reg, u32 v)
{
if (reg == APIC_DFR || reg == APIC_ID || reg == APIC_LDR ||
reg == APIC_LVR)
return;
wrmsr(APIC_BASE_MSR + (reg >> 4), v, 0);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Paolo Bonzini | 44 | 93.62% | 1 | 50.00% |
Thomas Gleixner | 3 | 6.38% | 1 | 50.00% |
Total | 47 | 100.00% | 2 | 100.00% |
static inline void native_apic_msr_eoi_write(u32 reg, u32 v)
{
__wrmsr(APIC_BASE_MSR + (APIC_EOI >> 4), APIC_EOI_ACK, 0);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Paolo Bonzini | 24 | 85.71% | 1 | 33.33% |
Yinghai Lu | 3 | 10.71% | 1 | 33.33% |
Borislav Petkov | 1 | 3.57% | 1 | 33.33% |
Total | 28 | 100.00% | 3 | 100.00% |
static inline u32 native_apic_msr_read(u32 reg)
{
u64 msr;
if (reg == APIC_DFR)
return -1;
rdmsrl(APIC_BASE_MSR + (reg >> 4), msr);
return (u32)msr;
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Paolo Bonzini | 42 | 100.00% | 1 | 100.00% |
Total | 42 | 100.00% | 1 | 100.00% |
static inline void native_x2apic_wait_icr_idle(void)
{
/* no need to wait for icr idle in x2apic */
return;
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Paolo Bonzini | 7 | 63.64% | 1 | 50.00% |
Thomas Gleixner | 4 | 36.36% | 1 | 50.00% |
Total | 11 | 100.00% | 2 | 100.00% |
static inline u32 native_safe_x2apic_wait_icr_idle(void)
{
/* no need to wait for icr idle in x2apic */
return 0;
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Paolo Bonzini | 10 | 76.92% | 1 | 50.00% |
Thomas Gleixner | 3 | 23.08% | 1 | 50.00% |
Total | 13 | 100.00% | 2 | 100.00% |
static inline void native_x2apic_icr_write(u32 low, u32 id)
{
wrmsrl(APIC_BASE_MSR + (APIC_ICR >> 4), ((__u64) id) << 32 | low);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Paolo Bonzini | 33 | 94.29% | 1 | 50.00% |
Thomas Gleixner | 2 | 5.71% | 1 | 50.00% |
Total | 35 | 100.00% | 2 | 100.00% |
static inline u64 native_x2apic_icr_read(void)
{
unsigned long val;
rdmsrl(APIC_BASE_MSR + (APIC_ICR >> 4), val);
return val;
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Paolo Bonzini | 21 | 72.41% | 1 | 50.00% |
Ricardo Ribalda Delgado | 8 | 27.59% | 1 | 50.00% |
Total | 29 | 100.00% | 2 | 100.00% |
extern int x2apic_mode;
extern int x2apic_phys;
extern void __init check_x2apic(void);
extern void x2apic_setup(void);
static inline int x2apic_enabled(void)
{
return boot_cpu_has(X86_FEATURE_X2APIC) && apic_is_x2apic_enabled();
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Alok N Kataria | 10 | 55.56% | 1 | 33.33% |
Borislav Petkov | 4 | 22.22% | 1 | 33.33% |
Paolo Bonzini | 4 | 22.22% | 1 | 33.33% |
Total | 18 | 100.00% | 3 | 100.00% |
#define x2apic_supported() (boot_cpu_has(X86_FEATURE_X2APIC))
#else /* !CONFIG_X86_X2APIC */
static inline void check_x2apic(void) { }
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Thomas Gleixner | 7 | 87.50% | 1 | 50.00% |
Paolo Bonzini | 1 | 12.50% | 1 | 50.00% |
Total | 8 | 100.00% | 2 | 100.00% |
static inline void x2apic_setup(void) { }
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Yinghai Lu | 7 | 87.50% | 1 | 50.00% |
Paolo Bonzini | 1 | 12.50% | 1 | 50.00% |
Total | 8 | 100.00% | 2 | 100.00% |
static inline int x2apic_enabled(void) { return 0; }
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Paolo Bonzini | 7 | 58.33% | 1 | 50.00% |
Ivan Vecera | 5 | 41.67% | 1 | 50.00% |
Total | 12 | 100.00% | 2 | 100.00% |
#define x2apic_mode (0)
#define x2apic_supported() (0)
#endif /* !CONFIG_X86_X2APIC */
struct irq_data;
/*
* Copyright 2004 James Cleverdon, IBM.
* Subject to the GNU Public License, v.2
*
* Generic APIC sub-arch data struct.
*
* Hacked for x86-64 by James Cleverdon from i386 architecture code by
* Martin Bligh, Andi Kleen, James Bottomley, John Stultz, and
* James Cleverdon.
*/
struct apic {
char *name;
int (*probe)(void);
int (*acpi_madt_oem_check)(char *oem_id, char *oem_table_id);
int (*apic_id_valid)(int apicid);
int (*apic_id_registered)(void);
u32 irq_delivery_mode;
u32 irq_dest_mode;
const struct cpumask *(*target_cpus)(void);
int disable_esr;
int dest_logical;
unsigned long (*check_apicid_used)(physid_mask_t *map, int apicid);
void (*vector_allocation_domain)(int cpu, struct cpumask *retmask,
const struct cpumask *mask);
void (*init_apic_ldr)(void);
void (*ioapic_phys_id_map)(physid_mask_t *phys_map, physid_mask_t *retmap);
void (*setup_apic_routing)(void);
int (*cpu_present_to_apicid)(int mps_cpu);
void (*apicid_to_cpu_present)(int phys_apicid, physid_mask_t *retmap);
int (*check_phys_apicid_present)(int phys_apicid);
int (*phys_pkg_id)(int cpuid_apic, int index_msb);
unsigned int (*get_apic_id)(unsigned long x);
/* Can't be NULL on 64-bit */
unsigned long (*set_apic_id)(unsigned int id);
int (*cpu_mask_to_apicid)(const struct cpumask *cpumask,
struct irq_data *irqdata,
unsigned int *apicid);
/* ipi */
void (*send_IPI)(int cpu, int vector);
void (*send_IPI_mask)(const struct cpumask *mask, int vector);
void (*send_IPI_mask_allbutself)(const struct cpumask *mask,
int vector);
void (*send_IPI_allbutself)(int vector);
void (*send_IPI_all)(int vector);
void (*send_IPI_self)(int vector);
/* wakeup_secondary_cpu */
int (*wakeup_secondary_cpu)(int apicid, unsigned long start_eip);
void (*inquire_remote_apic)(int apicid);
/* apic ops */
u32 (*read)(u32 reg);
void (*write)(u32 reg, u32 v);
/*
* ->eoi_write() has the same signature as ->write().
*
* Drivers can support both ->eoi_write() and ->write() by passing the same
* callback value. Kernel can override ->eoi_write() and fall back
* on write for EOI.
*/
void (*eoi_write)(u32 reg, u32 v);
void (*native_eoi_write)(u32 reg, u32 v);
u64 (*icr_read)(void);
void (*icr_write)(u32 low, u32 high);
void (*wait_icr_idle)(void);
u32 (*safe_wait_icr_idle)(void);
#ifdef CONFIG_X86_32
/*
* Called very early during boot from get_smp_config(). It should
* return the logical apicid. x86_[bios]_cpu_to_apicid is
* initialized before this function is called.
*
* If logical apicid can't be determined that early, the function
* may return BAD_APICID. Logical apicid will be configured after
* init_apic_ldr() while bringing up CPUs. Note that NUMA affinity
* won't be applied properly during early boot in this case.
*/
int (*x86_32_early_logical_apicid)(int cpu);
#endif
};
/*
* Pointer to the local APIC driver in use on this system (there's
* always just one such driver in use - the kernel decides via an
* early probing process which one it picks - and then sticks to it):
*/
extern struct apic *apic;
/*
* APIC drivers are probed based on how they are listed in the .apicdrivers
* section. So the order is important and enforced by the ordering
* of different apic driver files in the Makefile.
*
* For the files having two apic drivers, we use apic_drivers()
* to enforce the order with in them.
*/
#define apic_driver(sym) \
static const struct apic *__apicdrivers_##sym __used \
__aligned(sizeof(struct apic *)) \
__section(.apicdrivers) = { &sym }
#define apic_drivers(sym1, sym2) \
static struct apic *__apicdrivers_##sym1##sym2[2] __used \
__aligned(sizeof(struct apic *)) \
__section(.apicdrivers) = { &sym1, &sym2 }
extern struct apic *__apicdrivers[], *__apicdrivers_end[];
/*
* APIC functionality to boot other CPUs - only used on SMP:
*/
#ifdef CONFIG_SMP
extern int wakeup_secondary_cpu_via_nmi(int apicid, unsigned long start_eip);
#endif
#ifdef CONFIG_X86_LOCAL_APIC
static inline u32 apic_read(u32 reg)
{
return apic->read(reg);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Ingo Molnar | 18 | 100.00% | 1 | 100.00% |
Total | 18 | 100.00% | 1 | 100.00% |
static inline void apic_write(u32 reg, u32 val)
{
apic->write(reg, val);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Ingo Molnar | 22 | 100.00% | 1 | 100.00% |
Total | 22 | 100.00% | 1 | 100.00% |
static inline void apic_eoi(void)
{
apic->eoi_write(APIC_EOI, APIC_EOI_ACK);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Michael S. Tsirkin | 18 | 100.00% | 1 | 100.00% |
Total | 18 | 100.00% | 1 | 100.00% |
static inline u64 apic_icr_read(void)
{
return apic->icr_read();
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Ingo Molnar | 15 | 100.00% | 1 | 100.00% |
Total | 15 | 100.00% | 1 | 100.00% |
static inline void apic_icr_write(u32 low, u32 high)
{
apic->icr_write(low, high);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Ingo Molnar | 22 | 100.00% | 1 | 100.00% |
Total | 22 | 100.00% | 1 | 100.00% |
static inline void apic_wait_icr_idle(void)
{
apic->wait_icr_idle();
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Ingo Molnar | 14 | 100.00% | 1 | 100.00% |
Total | 14 | 100.00% | 1 | 100.00% |
static inline u32 safe_apic_wait_icr_idle(void)
{
return apic->safe_wait_icr_idle();
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Ingo Molnar | 15 | 100.00% | 1 | 100.00% |
Total | 15 | 100.00% | 1 | 100.00% |
extern void __init apic_set_eoi_write(void (*eoi_write)(u32 reg, u32 v));
#else /* CONFIG_X86_LOCAL_APIC */
static inline u32 apic_read(u32 reg) { return 0; }
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Cyrill V. Gorcunov | 13 | 100.00% | 1 | 100.00% |
Total | 13 | 100.00% | 1 | 100.00% |
static inline void apic_write(u32 reg, u32 val) { }
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Cyrill V. Gorcunov | 12 | 100.00% | 1 | 100.00% |
Total | 12 | 100.00% | 1 | 100.00% |
static inline void apic_eoi(void) { }
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Michael S. Tsirkin | 8 | 100.00% | 1 | 100.00% |
Total | 8 | 100.00% | 1 | 100.00% |
static inline u64 apic_icr_read(void) { return 0; }
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Cyrill V. Gorcunov | 12 | 100.00% | 1 | 100.00% |
Total | 12 | 100.00% | 1 | 100.00% |
static inline void apic_icr_write(u32 low, u32 high) { }
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Cyrill V. Gorcunov | 12 | 100.00% | 1 | 100.00% |
Total | 12 | 100.00% | 1 | 100.00% |
static inline void apic_wait_icr_idle(void) { }
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Cyrill V. Gorcunov | 8 | 100.00% | 1 | 100.00% |
Total | 8 | 100.00% | 1 | 100.00% |
static inline u32 safe_apic_wait_icr_idle(void) { return 0; }
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Cyrill V. Gorcunov | 12 | 100.00% | 1 | 100.00% |
Total | 12 | 100.00% | 1 | 100.00% |
static inline void apic_set_eoi_write(void (*eoi_write)(u32 reg, u32 v)) {}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Michael S. Tsirkin | 19 | 100.00% | 1 | 100.00% |
Total | 19 | 100.00% | 1 | 100.00% |
#endif /* CONFIG_X86_LOCAL_APIC */
static inline void ack_APIC_irq(void)
{
/*
* ack_APIC_irq() actually gets compiled as a single instruction
* ... yummie.
*/
apic_eoi();
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Ingo Molnar | 11 | 84.62% | 1 | 50.00% |
Michael S. Tsirkin | 2 | 15.38% | 1 | 50.00% |
Total | 13 | 100.00% | 2 | 100.00% |
static inline unsigned default_get_apic_id(unsigned long x)
{
unsigned int ver = GET_APIC_VERSION(apic_read(APIC_LVR));
if (APIC_XAPIC(ver) || boot_cpu_has(X86_FEATURE_EXTD_APICID))
return (x >> 24) & 0xFF;
else
return (x >> 24) & 0x0F;
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Ingo Molnar | 49 | 90.74% | 1 | 50.00% |
Andreas Herrmann | 5 | 9.26% | 1 | 50.00% |
Total | 54 | 100.00% | 2 | 100.00% |
/*
* Warm reset vector position:
*/
#define TRAMPOLINE_PHYS_LOW 0x467
#define TRAMPOLINE_PHYS_HIGH 0x469
#ifdef CONFIG_X86_64
extern void apic_send_IPI_self(int vector);
DECLARE_PER_CPU(int, x2apic_extra_bits);
extern int default_cpu_present_to_apicid(int mps_cpu);
extern int default_check_phys_apicid_present(int phys_apicid);
#endif
extern void generic_bigsmp_probe(void);
#ifdef CONFIG_X86_LOCAL_APIC
#include <asm/smp.h>
#define APIC_DFR_VALUE (APIC_DFR_FLAT)
static inline const struct cpumask *default_target_cpus(void)
{
#ifdef CONFIG_SMP
return cpu_online_mask;
#else
return cpumask_of(0);
#endif
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Ingo Molnar | 28 | 100.00% | 1 | 100.00% |
Total | 28 | 100.00% | 1 | 100.00% |
static inline const struct cpumask *online_target_cpus(void)
{
return cpu_online_mask;
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Alexander Gordeev | 15 | 100.00% | 1 | 100.00% |
Total | 15 | 100.00% | 1 | 100.00% |
DECLARE_EARLY_PER_CPU_READ_MOSTLY(u16, x86_bios_cpu_apicid);
static inline unsigned int read_apic_id(void)
{
unsigned int reg;
reg = apic_read(APIC_ID);
return apic->get_apic_id(reg);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Ingo Molnar | 29 | 100.00% | 1 | 100.00% |
Total | 29 | 100.00% | 1 | 100.00% |
static inline int default_apic_id_valid(int apicid)
{
return (apicid < 255);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Daniel J Blueman | 17 | 100.00% | 1 | 100.00% |
Total | 17 | 100.00% | 1 | 100.00% |
extern int default_acpi_madt_oem_check(char *, char *);
extern void default_setup_apic_routing(void);
extern struct apic apic_noop;
#ifdef CONFIG_X86_32
static inline int noop_x86_32_early_logical_apicid(int cpu)
{
return BAD_APICID;
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Tejun Heo | 13 | 100.00% | 1 | 100.00% |
Total | 13 | 100.00% | 1 | 100.00% |
/*
* Set up the logical destination ID.
*
* Intel recommends to set DFR, LDR and TPR before enabling
* an APIC. See e.g. "AP-388 82489DX User's Manual" (Intel
* document number 292116). So here it goes...
*/
extern void default_init_apic_ldr(void);
static inline int default_apic_id_registered(void)
{
return physid_isset(read_apic_id(), phys_cpu_present_map);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Ingo Molnar | 18 | 100.00% | 1 | 100.00% |
Total | 18 | 100.00% | 1 | 100.00% |
static inline int default_phys_pkg_id(int cpuid_apic, int index_msb)
{
return cpuid_apic >> index_msb;
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Yinghai Lu | 18 | 100.00% | 1 | 100.00% |
Total | 18 | 100.00% | 1 | 100.00% |
#endif
extern int flat_cpu_mask_to_apicid(const struct cpumask *cpumask,
struct irq_data *irqdata,
unsigned int *apicid);
extern int default_cpu_mask_to_apicid(const struct cpumask *cpumask,
struct irq_data *irqdata,
unsigned int *apicid);
static inline void
flat_vector_allocation_domain(int cpu, struct cpumask *retmask,
const struct cpumask *mask)
{
/* Careful. Some cpus do not strictly honor the set of cpus
* specified in the interrupt destination when using lowest
* priority interrupt delivery mode.
*
* In particular there was a hyperthreading cpu observed to
* deliver interrupts to the wrong hyperthread when only one
* hyperthread was specified in the interrupt desitination.
*/
cpumask_clear(retmask);
cpumask_bits(retmask)[0] = APIC_ALL_CPUS;
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Alexander Gordeev | 30 | 81.08% | 1 | 33.33% |
Suresh B. Siddha | 7 | 18.92% | 2 | 66.67% |
Total | 37 | 100.00% | 3 | 100.00% |
static inline void
default_vector_allocation_domain(int cpu, struct cpumask *retmask,
const struct cpumask *mask)
{
cpumask_copy(retmask, cpumask_of(cpu));
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Alexander Gordeev | 24 | 77.42% | 1 | 33.33% |
Suresh B. Siddha | 7 | 22.58% | 2 | 66.67% |
Total | 31 | 100.00% | 3 | 100.00% |
static inline unsigned long default_check_apicid_used(physid_mask_t *map, int apicid)
{
return physid_isset(apicid, *map);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Ingo Molnar | 20 | 83.33% | 1 | 50.00% |
Cyrill V. Gorcunov | 4 | 16.67% | 1 | 50.00% |
Total | 24 | 100.00% | 2 | 100.00% |
static inline void default_ioapic_phys_id_map(physid_mask_t *phys_map, physid_mask_t *retmap)
{
*retmap = *phys_map;
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Cyrill V. Gorcunov | 11 | 52.38% | 1 | 50.00% |
Ingo Molnar | 10 | 47.62% | 1 | 50.00% |
Total | 21 | 100.00% | 2 | 100.00% |
static inline int __default_cpu_present_to_apicid(int mps_cpu)
{
if (mps_cpu < nr_cpu_ids && cpu_present(mps_cpu))
return (int)per_cpu(x86_bios_cpu_apicid, mps_cpu);
else
return BAD_APICID;
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Ingo Molnar | 36 | 100.00% | 1 | 100.00% |
Total | 36 | 100.00% | 1 | 100.00% |
static inline int
__default_check_phys_apicid_present(int phys_apicid)
{
return physid_isset(phys_apicid, phys_cpu_present_map);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Ingo Molnar | 16 | 88.89% | 1 | 50.00% |
Thomas Gleixner | 2 | 11.11% | 1 | 50.00% |
Total | 18 | 100.00% | 2 | 100.00% |
#ifdef CONFIG_X86_32
static inline int default_cpu_present_to_apicid(int mps_cpu)
{
return __default_cpu_present_to_apicid(mps_cpu);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Ingo Molnar | 16 | 100.00% | 1 | 100.00% |
Total | 16 | 100.00% | 1 | 100.00% |
static inline int
default_check_phys_apicid_present(int phys_apicid)
{
return __default_check_phys_apicid_present(phys_apicid);
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Ingo Molnar | 14 | 87.50% | 1 | 50.00% |
Thomas Gleixner | 2 | 12.50% | 1 | 50.00% |
Total | 16 | 100.00% | 2 | 100.00% |
#else
extern int default_cpu_present_to_apicid(int mps_cpu);
extern int default_check_phys_apicid_present(int phys_apicid);
#endif
#endif /* CONFIG_X86_LOCAL_APIC */
extern void irq_enter(void);
extern void irq_exit(void);
static inline void entering_irq(void)
{
irq_enter();
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Seiji Aguchi | 12 | 100.00% | 1 | 100.00% |
Total | 12 | 100.00% | 1 | 100.00% |
static inline void entering_ack_irq(void)
{
entering_irq();
ack_APIC_irq();
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Seiji Aguchi | 13 | 86.67% | 1 | 50.00% |
Dave Jones | 2 | 13.33% | 1 | 50.00% |
Total | 15 | 100.00% | 2 | 100.00% |
static inline void ipi_entering_ack_irq(void)
{
irq_enter();
ack_APIC_irq();
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Thomas Gleixner | 13 | 86.67% | 1 | 50.00% |
Wanpeng Li | 2 | 13.33% | 1 | 50.00% |
Total | 15 | 100.00% | 2 | 100.00% |
static inline void exiting_irq(void)
{
irq_exit();
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Seiji Aguchi | 12 | 100.00% | 1 | 100.00% |
Total | 12 | 100.00% | 1 | 100.00% |
static inline void exiting_ack_irq(void)
{
ack_APIC_irq();
irq_exit();
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Seiji Aguchi | 13 | 86.67% | 1 | 50.00% |
Wanpeng Li | 2 | 13.33% | 1 | 50.00% |
Total | 15 | 100.00% | 2 | 100.00% |
extern void ioapic_zap_locks(void);
#endif /* _ASM_X86_APIC_H */
Overall Contributors
Person | Tokens | Prop | Commits | CommitProp |
Ingo Molnar | 901 | 38.39% | 7 | 8.97% |
Paolo Bonzini | 370 | 15.76% | 1 | 1.28% |
Thomas Gleixner | 285 | 12.14% | 12 | 15.38% |
Cyrill V. Gorcunov | 128 | 5.45% | 4 | 5.13% |
Yinghai Lu | 107 | 4.56% | 7 | 8.97% |
Alexander Gordeev | 101 | 4.30% | 5 | 6.41% |
Michael S. Tsirkin | 83 | 3.54% | 3 | 3.85% |
Suresh B. Siddha | 68 | 2.90% | 7 | 8.97% |
Seiji Aguchi | 64 | 2.73% | 1 | 1.28% |
Maciej W. Rozycki | 34 | 1.45% | 2 | 2.56% |
Tejun Heo | 29 | 1.24% | 1 | 1.28% |
Daniel J Blueman | 27 | 1.15% | 1 | 1.28% |
Wanpeng Li | 17 | 0.72% | 2 | 2.56% |
Nicolai Stange | 15 | 0.64% | 1 | 1.28% |
Hidehiro Kawai | 14 | 0.60% | 1 | 1.28% |
Alok N Kataria | 14 | 0.60% | 1 | 1.28% |
Linus Torvalds | 13 | 0.55% | 1 | 1.28% |
Jiang Liu | 11 | 0.47% | 1 | 1.28% |
Borislav Petkov | 9 | 0.38% | 4 | 5.13% |
Jaswinder Singh Rajput | 8 | 0.34% | 1 | 1.28% |
Ricardo Ribalda Delgado | 8 | 0.34% | 1 | 1.28% |
Yoshihiro Yunomae | 7 | 0.30% | 1 | 1.28% |
Ivan Vecera | 5 | 0.21% | 1 | 1.28% |
Andreas Herrmann | 5 | 0.21% | 1 | 1.28% |
Jacob jun Pan | 5 | 0.21% | 1 | 1.28% |
Weidong Han | 4 | 0.17% | 1 | 1.28% |
David Rientjes | 3 | 0.13% | 1 | 1.28% |
H. Peter Anvin | 3 | 0.13% | 1 | 1.28% |
Ravikiran G. Thirumalai | 2 | 0.09% | 1 | 1.28% |
Dave Jones | 2 | 0.09% | 1 | 1.28% |
Jan Beulich | 1 | 0.04% | 1 | 1.28% |
Arun Sharma | 1 | 0.04% | 1 | 1.28% |
Dou Liyang | 1 | 0.04% | 1 | 1.28% |
Andi Kleen | 1 | 0.04% | 1 | 1.28% |
Vlad Zolotarov | 1 | 0.04% | 1 | 1.28% |
Total | 2347 | 100.00% | 78 | 100.00% |
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.