Release 4.14 arch/x86/include/asm/sync_bitops.h
/* SPDX-License-Identifier: GPL-2.0 */
#ifndef _ASM_X86_SYNC_BITOPS_H
#define _ASM_X86_SYNC_BITOPS_H
/*
* Copyright 1992, Linus Torvalds.
*/
/*
* These have to be done with inline assembly: that way the bit-setting
* is guaranteed to be atomic. All bit operations return 0 if the bit
* was cleared before the operation and != 0 if it was not.
*
* bit 0 is the LSB of addr; bit 32 is the LSB of (addr+1).
*/
#define ADDR (*(volatile long *)addr)
/**
* sync_set_bit - Atomically set a bit in memory
* @nr: the bit to set
* @addr: the address to start counting from
*
* This function is atomic and may not be reordered. See __set_bit()
* if you do not require the atomic guarantees.
*
* Note that @nr may be almost arbitrarily large; this function is not
* restricted to acting on a single-word quantity.
*/
static inline void sync_set_bit(long nr, volatile unsigned long *addr)
{
asm volatile("lock; bts %1,%0"
: "+m" (ADDR)
: "Ir" (nr)
: "memory");
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Chris Wright | 15 | 78.95% | 1 | 33.33% |
Joe Perches | 2 | 10.53% | 1 | 33.33% |
H. Peter Anvin | 2 | 10.53% | 1 | 33.33% |
Total | 19 | 100.00% | 3 | 100.00% |
/**
* sync_clear_bit - Clears a bit in memory
* @nr: Bit to clear
* @addr: Address to start counting from
*
* sync_clear_bit() is atomic and may not be reordered. However, it does
* not contain a memory barrier, so if it is used for locking purposes,
* you should call smp_mb__before_atomic() and/or smp_mb__after_atomic()
* in order to ensure changes are visible on other processors.
*/
static inline void sync_clear_bit(long nr, volatile unsigned long *addr)
{
asm volatile("lock; btr %1,%0"
: "+m" (ADDR)
: "Ir" (nr)
: "memory");
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Chris Wright | 15 | 78.95% | 1 | 33.33% |
H. Peter Anvin | 2 | 10.53% | 1 | 33.33% |
Joe Perches | 2 | 10.53% | 1 | 33.33% |
Total | 19 | 100.00% | 3 | 100.00% |
/**
* sync_change_bit - Toggle a bit in memory
* @nr: Bit to change
* @addr: Address to start counting from
*
* sync_change_bit() is atomic and may not be reordered.
* Note that @nr may be almost arbitrarily large; this function is not
* restricted to acting on a single-word quantity.
*/
static inline void sync_change_bit(long nr, volatile unsigned long *addr)
{
asm volatile("lock; btc %1,%0"
: "+m" (ADDR)
: "Ir" (nr)
: "memory");
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Chris Wright | 15 | 78.95% | 1 | 33.33% |
Joe Perches | 2 | 10.53% | 1 | 33.33% |
H. Peter Anvin | 2 | 10.53% | 1 | 33.33% |
Total | 19 | 100.00% | 3 | 100.00% |
/**
* sync_test_and_set_bit - Set a bit and return its old value
* @nr: Bit to set
* @addr: Address to count from
*
* This operation is atomic and cannot be reordered.
* It also implies a memory barrier.
*/
static inline int sync_test_and_set_bit(long nr, volatile unsigned long *addr)
{
unsigned char oldbit;
asm volatile("lock; bts %2,%1\n\tsetc %0"
: "=qm" (oldbit), "+m" (ADDR)
: "Ir" (nr) : "memory");
return oldbit;
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Chris Wright | 20 | 76.92% | 1 | 25.00% |
H. Peter Anvin | 4 | 15.38% | 2 | 50.00% |
Joe Perches | 2 | 7.69% | 1 | 25.00% |
Total | 26 | 100.00% | 4 | 100.00% |
/**
* sync_test_and_clear_bit - Clear a bit and return its old value
* @nr: Bit to clear
* @addr: Address to count from
*
* This operation is atomic and cannot be reordered.
* It also implies a memory barrier.
*/
static inline int sync_test_and_clear_bit(long nr, volatile unsigned long *addr)
{
unsigned char oldbit;
asm volatile("lock; btr %2,%1\n\tsetc %0"
: "=qm" (oldbit), "+m" (ADDR)
: "Ir" (nr) : "memory");
return oldbit;
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Chris Wright | 20 | 76.92% | 1 | 25.00% |
H. Peter Anvin | 4 | 15.38% | 2 | 50.00% |
Joe Perches | 2 | 7.69% | 1 | 25.00% |
Total | 26 | 100.00% | 4 | 100.00% |
/**
* sync_test_and_change_bit - Change a bit and return its old value
* @nr: Bit to change
* @addr: Address to count from
*
* This operation is atomic and cannot be reordered.
* It also implies a memory barrier.
*/
static inline int sync_test_and_change_bit(long nr, volatile unsigned long *addr)
{
unsigned char oldbit;
asm volatile("lock; btc %2,%1\n\tsetc %0"
: "=qm" (oldbit), "+m" (ADDR)
: "Ir" (nr) : "memory");
return oldbit;
}
Contributors
Person | Tokens | Prop | Commits | CommitProp |
Chris Wright | 20 | 76.92% | 1 | 25.00% |
H. Peter Anvin | 4 | 15.38% | 2 | 50.00% |
Joe Perches | 2 | 7.69% | 1 | 25.00% |
Total | 26 | 100.00% | 4 | 100.00% |
#define sync_test_bit(nr, addr) test_bit(nr, addr)
#undef ADDR
#endif /* _ASM_X86_SYNC_BITOPS_H */
Overall Contributors
Person | Tokens | Prop | Commits | CommitProp |
Chris Wright | 123 | 72.78% | 1 | 11.11% |
H. Peter Anvin | 21 | 12.43% | 3 | 33.33% |
Joe Perches | 13 | 7.69% | 1 | 11.11% |
Jeremy Fitzhardinge | 6 | 3.55% | 1 | 11.11% |
Matti Linnanvuori | 4 | 2.37% | 1 | 11.11% |
Greg Kroah-Hartman | 1 | 0.59% | 1 | 11.11% |
Peter Zijlstra | 1 | 0.59% | 1 | 11.11% |
Total | 169 | 100.00% | 9 | 100.00% |
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.