cregit-Linux how code gets into the kernel

Release 4.14 arch/x86/kernel/cpu/mcheck/therm_throt.c

Directory: arch/x86/kernel/cpu/mcheck
/*
 * Thermal throttle event support code (such as syslog messaging and rate
 * limiting) that was factored out from x86_64 (mce_intel.c) and i386 (p4.c).
 *
 * This allows consistent reporting of CPU thermal throttle events.
 *
 * Maintains a counter in /sys that keeps track of the number of thermal
 * events, such that the user knows how bad the thermal problem might be
 * (since the logging to syslog is rate limited).
 *
 * Author: Dmitriy Zavin (dmitriyz@google.com)
 *
 * Credits: Adapted from Zwane Mwaikambo's original code in mce_intel.c.
 *          Inspired by Ross Biro's and Al Borchers' counter code.
 */
#include <linux/interrupt.h>
#include <linux/notifier.h>
#include <linux/jiffies.h>
#include <linux/kernel.h>
#include <linux/percpu.h>
#include <linux/export.h>
#include <linux/types.h>
#include <linux/init.h>
#include <linux/smp.h>
#include <linux/cpu.h>

#include <asm/processor.h>
#include <asm/apic.h>
#include <asm/mce.h>
#include <asm/msr.h>
#include <asm/trace/irq_vectors.h>

/* How long to wait between reporting thermal events */

#define CHECK_INTERVAL		(300 * HZ)


#define THERMAL_THROTTLING_EVENT	0

#define POWER_LIMIT_EVENT		1

/*
 * Current thermal event state:
 */

struct _thermal_state {
	
bool			new_event;
	
int			event;
	
u64			next_check;
	
unsigned long		count;
	
unsigned long		last_count;
};


struct thermal_state {
	
struct _thermal_state core_throttle;
	
struct _thermal_state core_power_limit;
	
struct _thermal_state package_throttle;
	
struct _thermal_state package_power_limit;
	
struct _thermal_state core_thresh0;
	
struct _thermal_state core_thresh1;
	
struct _thermal_state pkg_thresh0;
	
struct _thermal_state pkg_thresh1;
};

/* Callback to handle core threshold interrupts */

int (*platform_thermal_notify)(__u64 msr_val);

EXPORT_SYMBOL(platform_thermal_notify);

/* Callback to handle core package threshold_interrupts */

int (*platform_thermal_package_notify)(__u64 msr_val);

EXPORT_SYMBOL_GPL(platform_thermal_package_notify);

/* Callback support of rate control, return true, if
 * callback has rate control */

bool (*platform_thermal_package_rate_control)(void);

EXPORT_SYMBOL_GPL(platform_thermal_package_rate_control);


static DEFINE_PER_CPU(struct thermal_state, thermal_state);


static atomic_t therm_throt_en	= ATOMIC_INIT(0);


static u32 lvtthmr_init __read_mostly;

#ifdef CONFIG_SYSFS

#define define_therm_throt_device_one_ro(_name)				\
	static DEVICE_ATTR(_name, 0444,                                 \
                           therm_throt_device_show_##_name,             \
                                   NULL)                                \

#define define_therm_throt_device_show_func(event, name)                \
                                                                        \
static ssize_t therm_throt_device_show_##event##_##name(                \
                        struct device *dev,                             \
                        struct device_attribute *attr,                  \
                        char *buf)                                      \
{                                                                       \
        unsigned int cpu = dev->id;                                     \
        ssize_t ret;                                                    \
                                                                        \
        preempt_disable();	/* CPU hotplug */			\
        if (cpu_online(cpu)) {                                          \
                ret = sprintf(buf, "%lu\n",                             \
                              per_cpu(thermal_state, cpu).event.name);  \
        } else                                                          \
                ret = 0;                                                \
        preempt_enable();                                               \
                                                                        \
        return ret;                                                     \
}

define_therm_throt_device_show_func(core_throttle, count);

define_therm_throt_device_one_ro(core_throttle_count);

define_therm_throt_device_show_func(core_power_limit, count);

define_therm_throt_device_one_ro(core_power_limit_count);

define_therm_throt_device_show_func(package_throttle, count);

define_therm_throt_device_one_ro(package_throttle_count);

define_therm_throt_device_show_func(package_power_limit, count);

define_therm_throt_device_one_ro(package_power_limit_count);


static struct attribute *thermal_throttle_attrs[] = {
	&dev_attr_core_throttle_count.attr,
	NULL
};


static const struct attribute_group thermal_attr_group = {
	.attrs	= thermal_throttle_attrs,
	.name	= "thermal_throttle"
};
#endif /* CONFIG_SYSFS */


#define CORE_LEVEL	0

#define PACKAGE_LEVEL	1

/***
 * therm_throt_process - Process thermal throttling event from interrupt
 * @curr: Whether the condition is current or not (boolean), since the
 *        thermal interrupt normally gets called both when the thermal
 *        event begins and once the event has ended.
 *
 * This function is called by the thermal interrupt after the
 * IRQ has been acknowledged.
 *
 * It will take care of rate limiting and printing messages to the syslog.
 */



static void therm_throt_process(bool new_event, int event, int level)
{
	struct _thermal_state *state;
	unsigned int this_cpu = smp_processor_id();
	bool old_event;
	u64 now;
	struct thermal_state *pstate = &per_cpu(thermal_state, this_cpu);

	now = get_jiffies_64();
	if (level == CORE_LEVEL) {
		if (event == THERMAL_THROTTLING_EVENT)
			state = &pstate->core_throttle;
		else if (event == POWER_LIMIT_EVENT)
			state = &pstate->core_power_limit;
		else
			return;
	} else if (level == PACKAGE_LEVEL) {
		if (event == THERMAL_THROTTLING_EVENT)
			state = &pstate->package_throttle;
		else if (event == POWER_LIMIT_EVENT)
			state = &pstate->package_power_limit;
		else
			return;
	} else
		return;

	old_event = state->new_event;
	state->new_event = new_event;

	if (new_event)
		state->count++;

	if (time_before64(now, state->next_check) &&
			state->count != state->last_count)
		return;

	state->next_check = now + CHECK_INTERVAL;
	state->last_count = state->count;

	/* if we just entered the thermal event */
	if (new_event) {
		if (event == THERMAL_THROTTLING_EVENT)
			pr_crit("CPU%d: %s temperature above threshold, cpu clock throttled (total events = %lu)\n",
				this_cpu,
				level == CORE_LEVEL ? "Core" : "Package",
				state->count);
		return;
	}
	if (old_event) {
		if (event == THERMAL_THROTTLING_EVENT)
			pr_info("CPU%d: %s temperature/speed normal\n", this_cpu,
				level == CORE_LEVEL ? "Core" : "Package");
		return;
	}
}


Contributors
PersonTokensPropCommitsCommitProp
Fenghua Yu13956.50%216.67%


Ingo Molnar5120.73%216.67%


Dmitriy Zavin4116.67%325.00%


Borislav Petkov72.85%18.33%


Dmitry Torokhov41.63%18.33%


Chen Yucong20.81%18.33%


Hugh Dickins10.41%18.33%


Hidetoshi Seto10.41%18.33%


Total246100.00%12100.00%






static int thresh_event_valid(int level, int event)
{
	struct _thermal_state *state;
	unsigned int this_cpu = smp_processor_id();
	struct thermal_state *pstate = &per_cpu(thermal_state, this_cpu);
	u64 now = get_jiffies_64();

	if (level == PACKAGE_LEVEL)
		state = (event == 0) ? &pstate->pkg_thresh0 :
						&pstate->pkg_thresh1;
	else
		state = (event == 0) ? &pstate->core_thresh0 :
						&pstate->core_thresh1;

	if (time_before64(now, state->next_check))
		return 0;

	state->next_check = now + CHECK_INTERVAL;

	return 1;
}


Contributors
PersonTokensPropCommitsCommitProp
Durgadoss R8374.77%150.00%


Srinivas Pandruvada2825.23%150.00%


Total111100.00%2100.00%




static bool int_pln_enable;



static int __init int_pln_enable_setup(char *s)
{
	int_pln_enable = true;

	return 1;
}

Contributors
PersonTokensPropCommitsCommitProp
Fenghua Yu18100.00%1100.00%


Total18100.00%1100.00%



__setup("int_pln_enable", int_pln_enable_setup);

#ifdef CONFIG_SYSFS
/* Add/Remove thermal_throttle interface for CPU device: */



static int thermal_throttle_add_dev(struct device *dev, unsigned int cpu)
{
	int err;
	struct cpuinfo_x86 *c = &cpu_data(cpu);

	err = sysfs_create_group(&dev->kobj, &thermal_attr_group);
	if (err)
		return err;

	if (cpu_has(c, X86_FEATURE_PLN) && int_pln_enable)
		err = sysfs_add_file_to_group(&dev->kobj,
					      &dev_attr_core_power_limit_count.attr,
					      thermal_attr_group.name);
	if (cpu_has(c, X86_FEATURE_PTS)) {
		err = sysfs_add_file_to_group(&dev->kobj,
					      &dev_attr_package_throttle_count.attr,
					      thermal_attr_group.name);
		if (cpu_has(c, X86_FEATURE_PLN) && int_pln_enable)
			err = sysfs_add_file_to_group(&dev->kobj,
					&dev_attr_package_power_limit_count.attr,
					thermal_attr_group.name);
	}

	return err;
}


Contributors
PersonTokensPropCommitsCommitProp
Fenghua Yu10876.06%342.86%


Dmitriy Zavin1812.68%114.29%


Kay Sievers96.34%114.29%


Sergey Senozhatsky53.52%114.29%


Jin Dongming21.41%114.29%


Total142100.00%7100.00%






static void thermal_throttle_remove_dev(struct device *dev)
{
	sysfs_remove_group(&dev->kobj, &thermal_attr_group);
}


Contributors
PersonTokensPropCommitsCommitProp
Dmitriy Zavin1672.73%120.00%


Kay Sievers313.64%120.00%


Stephen Hemminger14.55%120.00%


Fenghua Yu14.55%120.00%


Harvey Harrison14.55%120.00%


Total22100.00%5100.00%



/* Get notified when a cpu comes on/off. Be hotplug friendly. */



static int thermal_throttle_online(unsigned int cpu)
{
	struct device *dev = get_cpu_device(cpu);

	return thermal_throttle_add_dev(dev, cpu);
}


Contributors
PersonTokensPropCommitsCommitProp
Dmitriy Zavin1450.00%116.67%


Sebastian Andrzej Siewior621.43%116.67%


Kay Sievers414.29%116.67%


Sergey Senozhatsky27.14%116.67%


Thomas Gleixner13.57%116.67%


Akinobu Mita13.57%116.67%


Total28100.00%6100.00%






static int thermal_throttle_offline(unsigned int cpu)
{
	struct device *dev = get_cpu_device(cpu);

	thermal_throttle_remove_dev(dev);
	return 0;
}


Contributors
PersonTokensPropCommitsCommitProp
Sebastian Andrzej Siewior1760.71%120.00%


Dmitriy Zavin725.00%120.00%


Stephen Hemminger27.14%120.00%


Kay Sievers13.57%120.00%


Thomas Gleixner13.57%120.00%


Total28100.00%5100.00%






static __init int thermal_throttle_init_device(void)
{
	int ret;

	if (!atomic_read(&therm_throt_en))
		return 0;

	ret = cpuhp_setup_state(CPUHP_AP_ONLINE_DYN, "x86/therm:online",
				thermal_throttle_online,
				thermal_throttle_offline);
	return ret < 0 ? ret : 0;
}

Contributors
PersonTokensPropCommitsCommitProp
Dmitriy Zavin2656.52%116.67%


Thomas Gleixner1226.09%116.67%


Sebastian Andrzej Siewior36.52%116.67%


Srivatsa S. Bhat24.35%116.67%


Stephen Hemminger24.35%116.67%


Sergey Senozhatsky12.17%116.67%


Total46100.00%6100.00%




device_initcall(thermal_throttle_init_device);

#endif /* CONFIG_SYSFS */




static void notify_package_thresholds(__u64 msr_val)
{
	bool notify_thres_0 = false;
	bool notify_thres_1 = false;

	if (!platform_thermal_package_notify)
		return;

	/* lower threshold check */
	if (msr_val & THERM_LOG_THRESHOLD0)
		notify_thres_0 = true;
	/* higher threshold check */
	if (msr_val & THERM_LOG_THRESHOLD1)
		notify_thres_1 = true;

	if (!notify_thres_0 && !notify_thres_1)
		return;

	if (platform_thermal_package_rate_control &&
		platform_thermal_package_rate_control()) {
		/* Rate control is implemented in callback */
		platform_thermal_package_notify(msr_val);
		return;
	}

	/* lower threshold reached */
	if (notify_thres_0 && thresh_event_valid(PACKAGE_LEVEL, 0))
		platform_thermal_package_notify(msr_val);
	/* higher threshold reached */
	if (notify_thres_1 && thresh_event_valid(PACKAGE_LEVEL, 1))
		platform_thermal_package_notify(msr_val);
}


Contributors
PersonTokensPropCommitsCommitProp
Srinivas Pandruvada106100.00%1100.00%


Total106100.00%1100.00%






static void notify_thresholds(__u64 msr_val)
{
	/* check whether the interrupt handler is defined;
         * otherwise simply return
         */
	if (!platform_thermal_notify)
		return;

	/* lower threshold reached */
	if ((msr_val & THERM_LOG_THRESHOLD0) &&
			thresh_event_valid(CORE_LEVEL, 0))
		platform_thermal_notify(msr_val);
	/* higher threshold reached */
	if ((msr_val & THERM_LOG_THRESHOLD1) &&
			thresh_event_valid(CORE_LEVEL, 1))
		platform_thermal_notify(msr_val);
}


Contributors
PersonTokensPropCommitsCommitProp
Durgadoss R5493.10%150.00%


Srinivas Pandruvada46.90%150.00%


Total58100.00%2100.00%



/* Thermal transition interrupt handler */



static void intel_thermal_interrupt(void)
{
	__u64 msr_val;

	if (static_cpu_has(X86_FEATURE_HWP))
		wrmsrl_safe(MSR_HWP_STATUS, 0);

	rdmsrl(MSR_IA32_THERM_STATUS, msr_val);

	/* Check for violation of core thermal thresholds*/
	notify_thresholds(msr_val);

	therm_throt_process(msr_val & THERM_STATUS_PROCHOT,
			    THERMAL_THROTTLING_EVENT,
			    CORE_LEVEL);

	if (this_cpu_has(X86_FEATURE_PLN) && int_pln_enable)
		therm_throt_process(msr_val & THERM_STATUS_POWER_LIMIT,
					POWER_LIMIT_EVENT,
					CORE_LEVEL);

	if (this_cpu_has(X86_FEATURE_PTS)) {
		rdmsrl(MSR_IA32_PACKAGE_THERM_STATUS, msr_val);
		/* check violations of package thermal thresholds */
		notify_package_thresholds(msr_val);
		therm_throt_process(msr_val & PACKAGE_THERM_STATUS_PROCHOT,
					THERMAL_THROTTLING_EVENT,
					PACKAGE_LEVEL);
		if (this_cpu_has(X86_FEATURE_PLN) && int_pln_enable)
			therm_throt_process(msr_val &
					PACKAGE_THERM_STATUS_POWER_LIMIT,
					POWER_LIMIT_EVENT,
					PACKAGE_LEVEL);
	}
}


Contributors
PersonTokensPropCommitsCommitProp
Fenghua Yu6855.74%333.33%


Hidetoshi Seto2520.49%222.22%


Srinivas Pandruvada2016.39%222.22%


Durgadoss R64.92%111.11%


Christoph Lameter32.46%111.11%


Total122100.00%9100.00%






static void unexpected_thermal_interrupt(void)
{
	pr_err("CPU%d: Unexpected LVT thermal interrupt!\n",
		smp_processor_id());
}


Contributors
PersonTokensPropCommitsCommitProp
Hidetoshi Seto1487.50%133.33%


Chen Yucong16.25%133.33%


Jin Dongming16.25%133.33%


Total16100.00%3100.00%




static void (*smp_thermal_vector)(void) = unexpected_thermal_interrupt;




asmlinkage __visible void __irq_entry smp_thermal_interrupt(struct pt_regs *r)
{
	entering_irq();
	trace_thermal_apic_entry(THERMAL_APIC_VECTOR);
	inc_irq_stat(irq_thermal_count);
	smp_thermal_vector();
	trace_thermal_apic_exit(THERMAL_APIC_VECTOR);
	exiting_ack_irq();
}


Contributors
PersonTokensPropCommitsCommitProp
Seiji Aguchi2772.97%125.00%


Thomas Gleixner821.62%125.00%


Andi Kleen12.70%125.00%


Daniel Bristot de Oliveira12.70%125.00%


Total37100.00%4100.00%



/* Thermal monitoring depends on APIC, ACPI and clock modulation */



static int intel_thermal_supported(struct cpuinfo_x86 *c)
{
	if (!boot_cpu_has(X86_FEATURE_APIC))
		return 0;
	if (!cpu_has(c, X86_FEATURE_ACPI) || !cpu_has(c, X86_FEATURE_ACC))
		return 0;
	return 1;
}


Contributors
PersonTokensPropCommitsCommitProp
Hidetoshi Seto2656.52%133.33%


Yong Wang1634.78%133.33%


Borislav Petkov48.70%133.33%


Total46100.00%3100.00%






void __init mcheck_intel_therm_init(void)
{
	/*
         * This function is only called on boot CPU. Save the init thermal
         * LVT value on BSP and use that value to restore APs' thermal LVT
         * entry BIOS programmed later
         */
	if (intel_thermal_supported(&boot_cpu_data))
		lvtthmr_init = apic_read(APIC_LVTTHMR);
}


Contributors
PersonTokensPropCommitsCommitProp
Hidetoshi Seto1666.67%150.00%


Yong Wang833.33%150.00%


Total24100.00%2100.00%






void intel_init_thermal(struct cpuinfo_x86 *c)
{
	unsigned int cpu = smp_processor_id();
	int tm2 = 0;
	u32 l, h;

	if (!intel_thermal_supported(c))
		return;

	/*
         * First check if its enabled already, in which case there might
         * be some SMM goo which handles it, so we can't even put a handler
         * since it might be delivered via SMI already:
         */
	rdmsr(MSR_IA32_MISC_ENABLE, l, h);

	h = lvtthmr_init;
	/*
         * The initial value of thermal LVT entries on all APs always reads
         * 0x10000 because APs are woken up by BSP issuing INIT-SIPI-SIPI
         * sequence to them and LVT registers are reset to 0s except for
         * the mask bits which are set to 1s when APs receive INIT IPI.
         * If BIOS takes over the thermal interrupt and sets its interrupt
         * delivery mode to SMI (not fixed), it restores the value that the
         * BIOS has programmed on AP based on BSP's info we saved since BIOS
         * is always setting the same value for all threads/cores.
         */
	if ((h & APIC_DM_FIXED_MASK) != APIC_DM_FIXED)
		apic_write(APIC_LVTTHMR, lvtthmr_init);


	if ((l & MSR_IA32_MISC_ENABLE_TM1) && (h & APIC_DM_SMI)) {
		if (system_state == SYSTEM_BOOTING)
			pr_debug("CPU%d: Thermal monitoring handled by SMI\n", cpu);
		return;
	}

	/* early Pentium M models use different method for enabling TM2 */
	if (cpu_has(c, X86_FEATURE_TM2)) {
		if (c->x86 == 6 && (c->x86_model == 9 || c->x86_model == 13)) {
			rdmsr(MSR_THERM2_CTL, l, h);
			if (l & MSR_THERM2_CTL_TM_SELECT)
				tm2 = 1;
		} else if (l & MSR_IA32_MISC_ENABLE_TM2)
			tm2 = 1;
	}

	/* We'll mask the thermal vector in the lapic till we're ready: */
	h = THERMAL_APIC_VECTOR | APIC_DM_FIXED | APIC_LVT_MASKED;
	apic_write(APIC_LVTTHMR, h);

	rdmsr(MSR_IA32_THERM_INTERRUPT, l, h);
	if (cpu_has(c, X86_FEATURE_PLN) && !int_pln_enable)
		wrmsr(MSR_IA32_THERM_INTERRUPT,
			(l | (THERM_INT_LOW_ENABLE
			| THERM_INT_HIGH_ENABLE)) & ~THERM_INT_PLN_ENABLE, h);
	else if (cpu_has(c, X86_FEATURE_PLN) && int_pln_enable)
		wrmsr(MSR_IA32_THERM_INTERRUPT,
			l | (THERM_INT_LOW_ENABLE
			| THERM_INT_HIGH_ENABLE | THERM_INT_PLN_ENABLE), h);
	else
		wrmsr(MSR_IA32_THERM_INTERRUPT,
		      l | (THERM_INT_LOW_ENABLE | THERM_INT_HIGH_ENABLE), h);

	if (cpu_has(c, X86_FEATURE_PTS)) {
		rdmsr(MSR_IA32_PACKAGE_THERM_INTERRUPT, l, h);
		if (cpu_has(c, X86_FEATURE_PLN) && !int_pln_enable)
			wrmsr(MSR_IA32_PACKAGE_THERM_INTERRUPT,
				(l | (PACKAGE_THERM_INT_LOW_ENABLE
				| PACKAGE_THERM_INT_HIGH_ENABLE))
				& ~PACKAGE_THERM_INT_PLN_ENABLE, h);
		else if (cpu_has(c, X86_FEATURE_PLN) && int_pln_enable)
			wrmsr(MSR_IA32_PACKAGE_THERM_INTERRUPT,
				l | (PACKAGE_THERM_INT_LOW_ENABLE
				| PACKAGE_THERM_INT_HIGH_ENABLE
				| PACKAGE_THERM_INT_PLN_ENABLE), h);
		else
			wrmsr(MSR_IA32_PACKAGE_THERM_INTERRUPT,
			      l | (PACKAGE_THERM_INT_LOW_ENABLE
				| PACKAGE_THERM_INT_HIGH_ENABLE), h);
	}

	smp_thermal_vector = intel_thermal_interrupt;

	rdmsr(MSR_IA32_MISC_ENABLE, l, h);
	wrmsr(MSR_IA32_MISC_ENABLE, l | MSR_IA32_MISC_ENABLE_TM1, h);

	/* Unmask the thermal vector: */
	l = apic_read(APIC_LVTTHMR);
	apic_write(APIC_LVTTHMR, l & ~APIC_LVT_MASKED);

	pr_info_once("CPU0: Thermal monitoring enabled (%s)\n",
		      tm2 ? "TM2" : "TM1");

	/* enable thermal throttle processing */
	atomic_set(&therm_throt_en, 1);
}

Contributors
PersonTokensPropCommitsCommitProp
Hidetoshi Seto17340.71%325.00%


Fenghua Yu15937.41%325.00%


Bartlomiej Zolnierkiewicz6615.53%18.33%


Youquan Song153.53%18.33%


Rakib Mullick61.41%18.33%


Yong Wang30.71%18.33%


Chen Yucong20.47%18.33%


Mike Travis10.24%18.33%


Total425100.00%12100.00%




Overall Contributors
PersonTokensPropCommitsCommitProp
Fenghua Yu59032.61%48.89%


Hidetoshi Seto29516.31%511.11%


Dmitriy Zavin20711.44%36.67%


Srinivas Pandruvada19710.89%24.44%


Durgadoss R1628.96%12.22%


Ingo Molnar744.09%36.67%


Bartlomiej Zolnierkiewicz663.65%12.22%


Yong Wang321.77%12.22%


Seiji Aguchi301.66%12.22%


Kay Sievers281.55%12.22%


Sebastian Andrzej Siewior261.44%12.22%


Thomas Gleixner221.22%24.44%


Youquan Song150.83%12.22%


Borislav Petkov130.72%24.44%


Dmitry Torokhov100.55%12.22%


Sergey Senozhatsky80.44%12.22%


Rakib Mullick60.33%12.22%


Stephen Hemminger50.28%12.22%


Chen Yucong50.28%12.22%


Jin Dongming30.17%24.44%


Paul Gortmaker30.17%12.22%


Christoph Lameter30.17%12.22%


Srivatsa S. Bhat20.11%12.22%


Mike Travis10.06%12.22%


Akinobu Mita10.06%12.22%


Daniel Bristot de Oliveira10.06%12.22%


Arvind Yadav10.06%12.22%


Hugh Dickins10.06%12.22%


Andi Kleen10.06%12.22%


Harvey Harrison10.06%12.22%


Total1809100.00%45100.00%


Directory: arch/x86/kernel/cpu/mcheck



Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.
Created with cregit.