cregit-Linux how code gets into the kernel

Release 4.14 arch/x86/kernel/irqinit.c

Directory: arch/x86/kernel
// SPDX-License-Identifier: GPL-2.0
#include <linux/linkage.h>
#include <linux/errno.h>
#include <linux/signal.h>
#include <linux/sched.h>
#include <linux/ioport.h>
#include <linux/interrupt.h>
#include <linux/timex.h>
#include <linux/random.h>
#include <linux/kprobes.h>
#include <linux/init.h>
#include <linux/kernel_stat.h>
#include <linux/device.h>
#include <linux/bitops.h>
#include <linux/acpi.h>
#include <linux/io.h>
#include <linux/delay.h>

#include <linux/atomic.h>
#include <asm/timer.h>
#include <asm/hw_irq.h>
#include <asm/pgtable.h>
#include <asm/desc.h>
#include <asm/apic.h>
#include <asm/setup.h>
#include <asm/i8259.h>
#include <asm/traps.h>
#include <asm/prom.h>

/*
 * ISA PIC or low IO-APIC triggered (INTA-cycle or APIC) interrupts:
 * (these are usually mapped to vectors 0x30-0x3f)
 */

/*
 * The IO-APIC gives us many more interrupt sources. Most of these
 * are unused but an SMP system is supposed to have enough memory ...
 * sometimes (mostly wrt. hw bugs) we get corrupted vectors all
 * across the spectrum, so we really want to be prepared to get all
 * of these. Plus, more powerful systems might have more than 64
 * IO-APIC registers.
 *
 * (these are usually mapped into the 0x30-0xff vector range)
 */

/*
 * IRQ2 is cascade interrupt to second interrupt controller
 */

static struct irqaction irq2 = {
	.handler = no_action,
	.name = "cascade",
	.flags = IRQF_NO_THREAD,
};

DEFINE_PER_CPU(vector_irq_t, vector_irq) = {
	[0 ... NR_VECTORS - 1] = VECTOR_UNUSED,
};


void __init init_ISA_irqs(void) { struct irq_chip *chip = legacy_pic->chip; int i; #if defined(CONFIG_X86_64) || defined(CONFIG_X86_LOCAL_APIC) init_bsp_APIC(); #endif legacy_pic->init(0); for (i = 0; i < nr_legacy_irqs(); i++) irq_set_chip_and_handler(i, chip, handle_level_irq); }

Contributors

PersonTokensPropCommitsCommitProp
Linus Torvalds (pre-git)2740.91%110.00%
Pekka J Enberg1319.70%110.00%
Thomas Gleixner1015.15%110.00%
Andi Kleen710.61%110.00%
Jacob jun Pan34.55%110.00%
Ingo Molnar23.03%110.00%
Yinghai Lu23.03%220.00%
Maciej W. Rozycki11.52%110.00%
Jiang Liu11.52%110.00%
Total66100.00%10100.00%


void __init init_IRQ(void) { int i; /* * On cpu 0, Assign ISA_IRQ_VECTOR(irq) to IRQ 0..15. * If these IRQ's are handled by legacy interrupt-controllers like PIC, * then this configuration will likely be static after the boot. If * these IRQ's are handled by more mordern controllers like IO-APIC, * then this vector space can be freed and re-used dynamically as the * irq's migrate etc. */ for (i = 0; i < nr_legacy_irqs(); i++) per_cpu(vector_irq, 0)[ISA_IRQ_VECTOR(i)] = irq_to_desc(i); x86_init.irqs.intr_init(); }

Contributors

PersonTokensPropCommitsCommitProp
Suresh B. Siddha2854.90%114.29%
Thomas Gleixner1325.49%342.86%
Glauber de Oliveira Costa59.80%114.29%
Brian Gerst47.84%114.29%
Jiang Liu11.96%114.29%
Total51100.00%7100.00%


void __init native_init_IRQ(void) { /* Execute any quirks before the call gates are initialised: */ x86_init.irqs.pre_vector_init(); idt_setup_apic_and_irq_gates(); if (!acpi_ioapic && !of_ioapic && nr_legacy_irqs()) setup_irq(2, &irq2); irq_ctx_init(smp_processor_id()); }

Contributors

PersonTokensPropCommitsCommitProp
Cyrill V. Gorcunov1329.55%18.33%
Glauber de Oliveira Costa715.91%18.33%
Thomas Gleixner613.64%216.67%
Sebastian Andrzej Siewior36.82%18.33%
Andy Shevchenko36.82%18.33%
Andrew Morton36.82%18.33%
Pekka J Enberg36.82%18.33%
James Bottomley24.55%18.33%
Yinghai Lu24.55%18.33%
Mikael Pettersson12.27%18.33%
Linus Torvalds (pre-git)12.27%18.33%
Total44100.00%12100.00%


Overall Contributors

PersonTokensPropCommitsCommitProp
Linus Torvalds (pre-git)6522.89%24.35%
Thomas Gleixner3512.32%817.39%
Cyrill V. Gorcunov3110.92%12.17%
Suresh B. Siddha2910.21%12.17%
Yinghai Lu227.75%48.70%
Pekka J Enberg165.63%24.35%
Andi Kleen155.28%12.17%
Glauber de Oliveira Costa124.23%24.35%
Jaswinder Singh Rajput93.17%24.35%
Sebastian Andrzej Siewior62.11%12.17%
Ingo Molnar62.11%36.52%
Linus Torvalds51.76%24.35%
Brian Gerst41.41%12.17%
James Bottomley41.41%24.35%
Andrew Morton41.41%24.35%
Adrian Bunk31.06%12.17%
Andy Shevchenko31.06%12.17%
Jacob jun Pan31.06%12.17%
Jiang Liu20.70%12.17%
Pavel Machek20.70%12.17%
Len Brown20.70%12.17%
Paul Jimenez10.35%12.17%
Arun Sharma10.35%12.17%
Greg Kroah-Hartman10.35%12.17%
Mikael Pettersson10.35%12.17%
Kay Sievers10.35%12.17%
Maciej W. Rozycki10.35%12.17%
Total284100.00%46100.00%
Directory: arch/x86/kernel
Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.
Created with cregit.