Release 4.14 drivers/gpio/gpio-davinci.c

/*
 * TI DaVinci GPIO Support
 *
 * Copyright (c) 2006-2007 David Brownell
 * Copyright (c) 2007, MontaVista Software, Inc. <source@mvista.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 */
#include <linux/gpio.h>
#include <linux/errno.h>
#include <linux/kernel.h>
#include <linux/clk.h>
#include <linux/err.h>
#include <linux/io.h>
#include <linux/irq.h>
#include <linux/irqdomain.h>
#include <linux/module.h>
#include <linux/of.h>
#include <linux/of_device.h>
#include <linux/platform_device.h>
#include <linux/platform_data/gpio-davinci.h>
#include <linux/irqchip/chained_irq.h>


struct davinci_gpio_regs {
	
u32	dir;
	
u32	out_data;
	
u32	set_data;
	
u32	clr_data;
	
u32	in_data;
	
u32	set_rising;
	
u32	clr_rising;
	
u32	set_falling;
	
u32	clr_falling;
	
u32	intstat;
};


typedef struct irq_chip *(*gpio_get_irq_chip_cb_t)(unsigned int irq);


#define BINTEN	0x8 
/* GPIO Interrupt Per-Bank Enable Register */

#define MAX_LABEL_SIZE 20


static void __iomem *gpio_base;

static unsigned int offset_array[5] = {0x10, 0x38, 0x60, 0x88, 0xb0};



static inline struct davinci_gpio_regs __iomem *irq2regs(struct irq_data *d)
{
	struct davinci_gpio_regs __iomem *g;

	g = (__force struct davinci_gpio_regs __iomem *)irq_data_get_irq_chip_data(d);

	return g;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Kevin Hilman
28
73.68%
1
33.33%
Thomas Gleixner
6
15.79%
1
33.33%
Cyril Chemparathy
4
10.53%
1
33.33%
Total
38
100.00%
3
100.00%

static int davinci_gpio_irq_setup(struct platform_device *pdev);

/*--------------------------------------------------------------------------*/

/* board setup code *MUST* setup pinmux and enable the GPIO clock. */


static inline int __davinci_direction(struct gpio_chip *chip,
			unsigned offset, bool out, int value)
{
	struct davinci_gpio_controller *d = gpiochip_get_data(chip);
	struct davinci_gpio_regs __iomem *g;
	unsigned long flags;
	u32 temp;
	int bank = offset / 32;
	u32 mask = __gpio_mask(offset);

	g = d->regs[bank];
	spin_lock_irqsave(&d->lock, flags);
	temp = readl_relaxed(&g->dir);
	if (out) {
		temp &= ~mask;
		writel_relaxed(mask, value ? &g->set_data : &g->clr_data);
	} else {
		temp |= mask;
	}
	writel_relaxed(temp, &g->dir);
	spin_unlock_irqrestore(&d->lock, flags);

	return 0;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Cyril Chemparathy
62
42.47%
3
33.33%
David Brownell
39
26.71%
1
11.11%
Vladimir Barinov
21
14.38%
1
11.11%
J Keerthy
19
13.01%
1
11.11%
Lad Prabhakar
3
2.05%
1
11.11%
Linus Walleij
1
0.68%
1
11.11%
Kevin Hilman
1
0.68%
1
11.11%
Total
146
100.00%
9
100.00%



static int davinci_direction_in(struct gpio_chip *chip, unsigned offset)
{
	return __davinci_direction(chip, offset, false, 0);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
David Brownell
11
42.31%
1
33.33%
Vladimir Barinov
8
30.77%
1
33.33%
Cyril Chemparathy
7
26.92%
1
33.33%
Total
26
100.00%
3
100.00%


static int

davinci_direction_out(struct gpio_chip *chip, unsigned offset, int value)
{
	return __davinci_direction(chip, offset, true, value);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Cyril Chemparathy
13
44.83%
1
33.33%
David Brownell
11
37.93%
1
33.33%
Vladimir Barinov
5
17.24%
1
33.33%
Total
29
100.00%
3
100.00%

/*
 * Read the pin's value (works even if it's set up as output);
 * returns zero/nonzero.
 *
 * Note that changes are synched to the GPIO clock, so reading values back
 * right after you've set them may give old values.
 */


static int davinci_gpio_get(struct gpio_chip *chip, unsigned offset)
{
	struct davinci_gpio_controller *d = gpiochip_get_data(chip);
	struct davinci_gpio_regs __iomem *g;
	int bank = offset / 32;

	g = d->regs[bank];

	return !!(__gpio_mask(offset) & readl_relaxed(&g->in_data));
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Cyril Chemparathy
17
26.56%
2
22.22%
J Keerthy
16
25.00%
1
11.11%
David Brownell
12
18.75%
1
11.11%
Vladimir Barinov
12
18.75%
1
11.11%
Linus Walleij
5
7.81%
2
22.22%
Kevin Hilman
1
1.56%
1
11.11%
Lad Prabhakar
1
1.56%
1
11.11%
Total
64
100.00%
9
100.00%

/*
 * Assuming the pin is muxed as a gpio output, set its output value.
 */

static void

davinci_gpio_set(struct gpio_chip *chip, unsigned offset, int value)
{
	struct davinci_gpio_controller *d = gpiochip_get_data(chip);
	struct davinci_gpio_regs __iomem *g;
	int bank = offset / 32;

	g = d->regs[bank];

	writel_relaxed(__gpio_mask(offset),
		       value ? &g->set_data : &g->clr_data);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Vladimir Barinov
30
43.48%
1
14.29%
David Brownell
18
26.09%
1
14.29%
J Keerthy
16
23.19%
1
14.29%
Cyril Chemparathy
2
2.90%
1
14.29%
Linus Walleij
1
1.45%
1
14.29%
Lad Prabhakar
1
1.45%
1
14.29%
Kevin Hilman
1
1.45%
1
14.29%
Total
69
100.00%
7
100.00%


static struct davinci_gpio_platform_data *

davinci_gpio_get_pdata(struct platform_device *pdev)
{
	struct device_node *dn = pdev->dev.of_node;
	struct davinci_gpio_platform_data *pdata;
	int ret;
	u32 val;

	if (!IS_ENABLED(CONFIG_OF) || !pdev->dev.of_node)
		return dev_get_platdata(&pdev->dev);

	pdata = devm_kzalloc(&pdev->dev, sizeof(*pdata), GFP_KERNEL);
	if (!pdata)
		return NULL;

	ret = of_property_read_u32(dn, "ti,ngpio", &val);
	if (ret)
		goto of_err;

	pdata->ngpio = val;

	ret = of_property_read_u32(dn, "ti,davinci-gpio-unbanked", &val);
	if (ret)
		goto of_err;

	pdata->gpio_unbanked = val;

	return pdata;

of_err:
	dev_err(&pdev->dev, "Populating pdata from DT failed: err %d\n", ret);
	return NULL;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
KV Sujith
151
97.42%
1
50.00%
Nizam Haider
4
2.58%
1
50.00%
Total
155
100.00%
2
100.00%



static int davinci_gpio_probe(struct platform_device *pdev)
{
	static int ctrl_num, bank_base;
	int gpio, bank, ret = 0;
	unsigned ngpio, nbank;
	struct davinci_gpio_controller *chips;
	struct davinci_gpio_platform_data *pdata;
	struct device *dev = &pdev->dev;
	struct resource *res;
	char label[MAX_LABEL_SIZE];

	pdata = davinci_gpio_get_pdata(pdev);
	if (!pdata) {
		dev_err(dev, "No platform data found\n");
		return -EINVAL;
	}

	dev->platform_data = pdata;

	/*
         * The gpio banks conceptually expose a segmented bitmap,
         * and "ngpio" is one more than the largest zero-based
         * bit index that's valid.
         */
	ngpio = pdata->ngpio;
	if (ngpio == 0) {
		dev_err(dev, "How many GPIOs?\n");
		return -EINVAL;
	}

	if (WARN_ON(ARCH_NR_GPIOS < ngpio))
		ngpio = ARCH_NR_GPIOS;

	nbank = DIV_ROUND_UP(ngpio, 32);
	chips = devm_kzalloc(dev,
			     nbank * sizeof(struct davinci_gpio_controller),
			     GFP_KERNEL);
	if (!chips)
		return -ENOMEM;

	res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
	gpio_base = devm_ioremap_resource(dev, res);
	if (IS_ERR(gpio_base))
		return PTR_ERR(gpio_base);

	snprintf(label, MAX_LABEL_SIZE, "davinci_gpio.%d", ctrl_num++);
	chips->chip.label = devm_kstrdup(dev, label, GFP_KERNEL);
		if (!chips->chip.label)
			return -ENOMEM;

	chips->chip.direction_input = davinci_direction_in;
	chips->chip.get = davinci_gpio_get;
	chips->chip.direction_output = davinci_direction_out;
	chips->chip.set = davinci_gpio_set;

	chips->chip.ngpio = ngpio;
	chips->chip.base = bank_base;

#ifdef CONFIG_OF_GPIO
	chips->chip.of_gpio_n_cells = 2;
	chips->chip.parent = dev;
	chips->chip.of_node = dev->of_node;
#endif
	spin_lock_init(&chips->lock);
	bank_base += ngpio;

	for (gpio = 0, bank = 0; gpio < ngpio; gpio += 32, bank++)
		chips->regs[bank] = gpio_base + offset_array[bank];

	ret = devm_gpiochip_add_data(dev, &chips->chip, chips);
	if (ret)
		goto err;

	platform_set_drvdata(pdev, chips);
	ret = davinci_gpio_irq_setup(pdev);
	if (ret)
		goto err;

	return 0;

err:
	/* Revert the static variable increments */
	ctrl_num--;
	bank_base -= ngpio;

	return ret;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
KV Sujith
124
29.25%
2
9.09%
J Keerthy
103
24.29%
5
22.73%
David Brownell
78
18.40%
2
9.09%
Axel Haslam
36
8.49%
1
4.55%
Cyril Chemparathy
32
7.55%
4
18.18%
Alexander Holler
13
3.07%
1
4.55%
Lokesh Vutla
12
2.83%
1
4.55%
Mark A. Greer
10
2.36%
1
4.55%
Vladimir Barinov
9
2.12%
1
4.55%
Linus Walleij
3
0.71%
2
9.09%
Grygorii Strashko
2
0.47%
1
4.55%
Kevin Hilman
2
0.47%
1
4.55%
Total
424
100.00%
22
100.00%

/*--------------------------------------------------------------------------*/
/*
 * We expect irqs will normally be set up as input pins, but they can also be
 * used as output pins ... which is convenient for testing.
 *
 * NOTE:  The first few GPIOs also have direct INTC hookups in addition
 * to their GPIOBNK0 irq, with a bit less overhead.
 *
 * All those INTC hookups (direct, plus several IRQ banks) can also
 * serve as EDMA event triggers.
 */



static void gpio_irq_disable(struct irq_data *d)
{
	struct davinci_gpio_regs __iomem *g = irq2regs(d);
	u32 mask = (u32) irq_data_get_irq_handler_data(d);

	writel_relaxed(mask, &g->clr_falling);
	writel_relaxed(mask, &g->clr_rising);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Vladimir Barinov
38
71.70%
1
14.29%
Lennert Buytenhek
6
11.32%
1
14.29%
David Brownell
3
5.66%
1
14.29%
Cyril Chemparathy
2
3.77%
1
14.29%
Lad Prabhakar
2
3.77%
1
14.29%
Kevin Hilman
1
1.89%
1
14.29%
Thomas Gleixner
1
1.89%
1
14.29%
Total
53
100.00%
7
100.00%



static void gpio_irq_enable(struct irq_data *d)
{
	struct davinci_gpio_regs __iomem *g = irq2regs(d);
	u32 mask = (u32) irq_data_get_irq_handler_data(d);
	unsigned status = irqd_get_trigger_type(d);

	status &= IRQ_TYPE_EDGE_FALLING | IRQ_TYPE_EDGE_RISING;
	if (!status)
		status = IRQ_TYPE_EDGE_FALLING | IRQ_TYPE_EDGE_RISING;

	if (status & IRQ_TYPE_EDGE_FALLING)
		writel_relaxed(mask, &g->set_falling);
	if (status & IRQ_TYPE_EDGE_RISING)
		writel_relaxed(mask, &g->set_rising);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Vladimir Barinov
47
52.22%
1
11.11%
David Brownell
27
30.00%
2
22.22%
Lennert Buytenhek
7
7.78%
1
11.11%
Thomas Gleixner
4
4.44%
2
22.22%
Lad Prabhakar
2
2.22%
1
11.11%
Cyril Chemparathy
2
2.22%
1
11.11%
Kevin Hilman
1
1.11%
1
11.11%
Total
90
100.00%
9
100.00%



static int gpio_irq_type(struct irq_data *d, unsigned trigger)
{
	if (trigger & ~(IRQ_TYPE_EDGE_FALLING | IRQ_TYPE_EDGE_RISING))
		return -EINVAL;

	return 0;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Vladimir Barinov
28
87.50%
1
50.00%
Lennert Buytenhek
4
12.50%
1
50.00%
Total
32
100.00%
2
100.00%


static struct irq_chip gpio_irqchip = {
	.name		= "GPIO",
	.irq_enable	= gpio_irq_enable,
	.irq_disable	= gpio_irq_disable,
	.irq_set_type	= gpio_irq_type,
	.flags		= IRQCHIP_SET_TYPE_MASKED,
};



static void gpio_irq_handler(struct irq_desc *desc)
{
	struct davinci_gpio_regs __iomem *g;
	u32 mask = 0xffff;
	int bank_num;
	struct davinci_gpio_controller *d;
	struct davinci_gpio_irq_data *irqdata;

	irqdata = (struct davinci_gpio_irq_data *)irq_desc_get_handler_data(desc);
	bank_num = irqdata->bank_num;
	g = irqdata->regs;
	d = irqdata->chip;

	/* we only care about one bank */
	if ((bank_num % 2) == 1)
		mask <<= 16;

	/* temporarily mask (level sensitive) parent IRQ */
	chained_irq_enter(irq_desc_get_chip(desc), desc);
	while (1) {
		u32		status;
		int		bit;
		irq_hw_number_t hw_irq;

		/* ack any irqs */
		status = readl_relaxed(&g->intstat) & mask;
		if (!status)
			break;
		writel_relaxed(status, &g->intstat);

		/* now demux them to the right lowlevel handler */

		while (status) {
			bit = __ffs(status);
			status &= ~BIT(bit);
			/* Max number of gpios per controller is 144 so
                         * hw_irq will be in [0..143]
                         */
			hw_irq = (bank_num / 2) * 32 + bit;

			generic_handle_irq(
				irq_find_mapping(d->irq_domain, hw_irq));
		}
	}
	chained_irq_exit(irq_desc_get_chip(desc), desc);
	/* now it may re-trigger */
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Vladimir Barinov
89
46.11%
1
8.33%
J Keerthy
46
23.83%
1
8.33%
Lad Prabhakar
19
9.84%
2
16.67%
Ido Yariv
11
5.70%
1
8.33%
Grygorii Strashko
10
5.18%
1
8.33%
Thomas Gleixner
10
5.18%
1
8.33%
Kevin Hilman
3
1.55%
2
16.67%
Lennert Buytenhek
3
1.55%
1
8.33%
Dmitry Baryshkov
1
0.52%
1
8.33%
Cyril Chemparathy
1
0.52%
1
8.33%
Total
193
100.00%
12
100.00%



static int gpio_to_irq_banked(struct gpio_chip *chip, unsigned offset)
{
	struct davinci_gpio_controller *d = gpiochip_get_data(chip);

	if (d->irq_domain)
		return irq_create_mapping(d->irq_domain, offset);
	else
		return -ENXIO;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
David Brownell
26
57.78%
1
20.00%
Grygorii Strashko
11
24.44%
1
20.00%
Lad Prabhakar
6
13.33%
1
20.00%
Cyril Chemparathy
1
2.22%
1
20.00%
Linus Walleij
1
2.22%
1
20.00%
Total
45
100.00%
5
100.00%



static int gpio_to_irq_unbanked(struct gpio_chip *chip, unsigned offset)
{
	struct davinci_gpio_controller *d = gpiochip_get_data(chip);

	/*
         * NOTE:  we assume for now that only irqs in the first gpio_chip
         * can provide direct-mapped IRQs to AINTC (up to 32 GPIOs).
         */
	if (offset < d->gpio_unbanked)
		return d->base_irq + offset;
	else
		return -ENODEV;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
David Brownell
34
75.56%
1
16.67%
KV Sujith
7
15.56%
1
16.67%
Philip Avinash
1
2.22%
1
16.67%
Lad Prabhakar
1
2.22%
1
16.67%
Linus Walleij
1
2.22%
1
16.67%
J Keerthy
1
2.22%
1
16.67%
Total
45
100.00%
6
100.00%



static int gpio_irq_type_unbanked(struct irq_data *data, unsigned trigger)
{
	struct davinci_gpio_controller *d;
	struct davinci_gpio_regs __iomem *g;
	u32 mask;

	d = (struct davinci_gpio_controller *)irq_data_get_irq_handler_data(data);
	g = (struct davinci_gpio_regs __iomem *)d->regs;
	mask = __gpio_mask(data->irq - d->base_irq);

	if (trigger & ~(IRQ_TYPE_EDGE_FALLING | IRQ_TYPE_EDGE_RISING))
		return -EINVAL;

	writel_relaxed(mask, (trigger & IRQ_TYPE_EDGE_FALLING)
		     ? &g->set_falling : &g->clr_falling);
	writel_relaxed(mask, (trigger & IRQ_TYPE_EDGE_RISING)
		     ? &g->set_rising : &g->clr_rising);

	return 0;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
David Brownell
76
60.80%
1
11.11%
Sekhar Nori
36
28.80%
1
11.11%
Lennert Buytenhek
4
3.20%
1
11.11%
Jiang Liu
3
2.40%
1
11.11%
Lad Prabhakar
2
1.60%
1
11.11%
Cyril Chemparathy
1
0.80%
1
11.11%
J Keerthy
1
0.80%
1
11.11%
Kevin Hilman
1
0.80%
1
11.11%
KV Sujith
1
0.80%
1
11.11%
Total
125
100.00%
9
100.00%


static int

davinci_gpio_irq_map(struct irq_domain *d, unsigned int irq,
		     irq_hw_number_t hw)
{
	struct davinci_gpio_controller *chips =
				(struct davinci_gpio_controller *)d->host_data;
	struct davinci_gpio_regs __iomem *g = chips->regs[hw / 32];

	irq_set_chip_and_handler_name(irq, &gpio_irqchip, handle_simple_irq,
				"davinci_gpio");
	irq_set_irq_type(irq, IRQ_TYPE_NONE);
	irq_set_chip_data(irq, (__force void *)g);
	irq_set_handler_data(irq, (void *)__gpio_mask(hw));

	return 0;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Lad Prabhakar
74
77.89%
1
33.33%
J Keerthy
21
22.11%
2
66.67%
Total
95
100.00%
3
100.00%


static const struct irq_domain_ops davinci_gpio_irq_ops = {
	.map = davinci_gpio_irq_map,
	.xlate = irq_domain_xlate_onetwocell,
};



static struct irq_chip *davinci_gpio_get_irq_chip(unsigned int irq)
{
	static struct irq_chip_type gpio_unbanked;

	gpio_unbanked = *irq_data_get_chip_type(irq_get_irq_data(irq));

	return &gpio_unbanked.chip;
}
Contributors
Person
Tokens
Prop
Commits
CommitProp
Grygorii Strashko
32
94.12%
1
50.00%
Geliang Tang
2
5.88%
1
50.00%
Total
34
100.00%
2
100.00%

;



static struct irq_chip *keystone_gpio_get_irq_chip(unsigned int irq)
{
	static struct irq_chip gpio_unbanked;

	gpio_unbanked = *irq_get_chip(irq);
	return &gpio_unbanked;
}
Contributors
Person
Tokens
Prop
Commits
CommitProp
Grygorii Strashko
29
100.00%
1
100.00%
Total
29
100.00%
1
100.00%

;


static const struct of_device_id davinci_gpio_ids[];

/*
 * NOTE:  for suspend/resume, probably best to make a platform_device with
 * suspend_late/resume_resume calls hooking into results of the set_wake()
 * calls ... so if no gpios are wakeup events the clock can be disabled,
 * with outputs left at previously set levels, and so that VDD3P3V.IOPWDN0
 * (dm6446) can be set appropriately for GPIOV33 pins.
 */



static int davinci_gpio_irq_setup(struct platform_device *pdev)
{
	unsigned	gpio, bank;
	int		irq;
	int		ret;
	struct clk	*clk;
	u32		binten = 0;
	unsigned	ngpio, bank_irq;
	struct device *dev = &pdev->dev;
	struct resource	*res;
	struct davinci_gpio_controller *chips = platform_get_drvdata(pdev);
	struct davinci_gpio_platform_data *pdata = dev->platform_data;
	struct davinci_gpio_regs __iomem *g;
	struct irq_domain	*irq_domain = NULL;
	const struct of_device_id *match;
	struct irq_chip *irq_chip;
	struct davinci_gpio_irq_data *irqdata;
	gpio_get_irq_chip_cb_t gpio_get_irq_chip;

	/*
         * Use davinci_gpio_get_irq_chip by default to handle non DT cases
         */
	gpio_get_irq_chip = davinci_gpio_get_irq_chip;
	match = of_match_device(of_match_ptr(davinci_gpio_ids),
				dev);
	if (match)
		gpio_get_irq_chip = (gpio_get_irq_chip_cb_t)match->data;

	ngpio = pdata->ngpio;
	res = platform_get_resource(pdev, IORESOURCE_IRQ, 0);
	if (!res) {
		dev_err(dev, "Invalid IRQ resource\n");
		return -EBUSY;
	}

	bank_irq = res->start;

	if (!bank_irq) {
		dev_err(dev, "Invalid IRQ resource\n");
		return -ENODEV;
	}

	clk = devm_clk_get(dev, "gpio");
	if (IS_ERR(clk)) {
		dev_err(dev, "Error %ld getting gpio clock\n", PTR_ERR(clk));
		return PTR_ERR(clk);
	}
	ret = clk_prepare_enable(clk);
	if (ret)
		return ret;

	if (!pdata->gpio_unbanked) {
		irq = devm_irq_alloc_descs(dev, -1, 0, ngpio, 0);
		if (irq < 0) {
			dev_err(dev, "Couldn't allocate IRQ numbers\n");
			clk_disable_unprepare(clk);
			return irq;
		}

		irq_domain = irq_domain_add_legacy(dev->of_node, ngpio, irq, 0,
							&davinci_gpio_irq_ops,
							chips);
		if (!irq_domain) {
			dev_err(dev, "Couldn't register an IRQ domain\n");
			clk_disable_unprepare(clk);
			return -ENODEV;
		}
	}

	/*
         * Arrange gpio_to_irq() support, handling either direct IRQs or
         * banked IRQs.  Having GPIOs in the first GPIO bank use direct
         * IRQs, while the others use banked IRQs, would need some setup
         * tweaks to recognize hardware which can do that.
         */
	chips->chip.to_irq = gpio_to_irq_banked;
	chips->irq_domain = irq_domain;

	/*
         * AINTC can handle direct/unbanked IRQs for GPIOs, with the GPIO
         * controller only handling trigger modes.  We currently assume no
         * IRQ mux conflicts; gpio_irq_type_unbanked() is only for GPIOs.
         */
	if (pdata->gpio_unbanked) {
		/* pass "bank 0" GPIO IRQs to AINTC */
		chips->chip.to_irq = gpio_to_irq_unbanked;
		chips->base_irq = bank_irq;
		chips->gpio_unbanked = pdata->gpio_unbanked;
		binten = GENMASK(pdata->gpio_unbanked / 16, 0);

		/* AINTC handles mask/unmask; GPIO handles triggering */
		irq = bank_irq;
		irq_chip = gpio_get_irq_chip(irq);
		irq_chip->name = "GPIO-AINTC";
		irq_chip->irq_set_type = gpio_irq_type_unbanked;

		/* default trigger: both edges */
		g = chips->regs[0];
		writel_relaxed(~0, &g->set_falling);
		writel_relaxed(~0, &g->set_rising);

		/* set the direct IRQs up to use that irqchip */
		for (gpio = 0; gpio < pdata->gpio_unbanked; gpio++, irq++) {
			irq_set_chip(irq, irq_chip);
			irq_set_handler_data(irq, chips);
			irq_set_status_flags(irq, IRQ_TYPE_EDGE_BOTH);
		}

		goto done;
	}

	/*
         * Or, AINTC can handle IRQs for banks of 16 GPIO IRQs, which we
         * then chain through our own handler.
         */
	for (gpio = 0, bank = 0; gpio < ngpio; bank++, bank_irq++, gpio += 16) {
		/* disabled by default, enabled only as needed
                 * There are register sets for 32 GPIOs. 2 banks of 16
                 * GPIOs are covered by each set of registers hence divide by 2
                 */
		g = chips->regs[bank / 2];
		writel_relaxed(~0, &g->clr_falling);
		writel_relaxed(~0, &g->clr_rising);

		/*
                 * Each chip handles 32 gpios, and each irq bank consists of 16
                 * gpio irqs. Pass the irq bank's corresponding controller to
                 * the chained irq handler.
                 */
		irqdata = devm_kzalloc(&pdev->dev,
				       sizeof(struct
					      davinci_gpio_irq_data),
					      GFP_KERNEL);
		if (!irqdata) {
			clk_disable_unprepare(clk);
			return -ENOMEM;
		}

		irqdata->regs = g;
		irqdata->bank_num = bank;
		irqdata->chip = chips;

		irq_set_chained_handler_and_data(bank_irq, gpio_irq_handler,
						 irqdata);

		binten |= BIT(bank);
	}

done:
	/*
         * BINTEN -- per-bank interrupt enable. genirq would also let these
         * bits be set/cleared dynamically.
         */
	writel_relaxed(binten, gpio_base + BINTEN);

	return 0;
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
David Brownell
159
24.88%
2
7.41%
Vladimir Barinov
99
15.49%
1
3.70%
Lad Prabhakar
93
14.55%
3
11.11%
J Keerthy
78
12.21%
4
14.81%
KV Sujith
76
11.89%
1
3.70%
Grygorii Strashko
62
9.70%
2
7.41%
Arvind Yadav
29
4.54%
1
3.70%
Mark A. Greer
14
2.19%
1
3.70%
Thomas Gleixner
8
1.25%
3
11.11%
Vitaly Andrianov
7
1.10%
1
3.70%
Philip Avinash
3
0.47%
1
3.70%
Alexander Shiyan
3
0.47%
1
3.70%
Bartosz Golaszewski
3
0.47%
1
3.70%
Sekhar Nori
1
0.16%
1
3.70%
Cyril Chemparathy
1
0.16%
1
3.70%
Lennert Buytenhek
1
0.16%
1
3.70%
Kevin Hilman
1
0.16%
1
3.70%
Murali Karicheri
1
0.16%
1
3.70%
Total
639
100.00%
27
100.00%

#if IS_ENABLED(CONFIG_OF)

static const struct of_device_id davinci_gpio_ids[] = {
	{ .compatible = "ti,keystone-gpio", keystone_gpio_get_irq_chip},
	{ .compatible = "ti,dm6441-gpio", davinci_gpio_get_irq_chip},
	{ /* sentinel */ },
};
MODULE_DEVICE_TABLE(of, davinci_gpio_ids);
#endif


static struct platform_driver davinci_gpio_driver = {
	.probe		= davinci_gpio_probe,
	.driver		= {
		.name		= "davinci_gpio",
		.of_match_table	= of_match_ptr(davinci_gpio_ids),
        },
};

/**
 * GPIO driver registration needs to be done before machine_init functions
 * access GPIO. Hence davinci_gpio_drv_reg() is a postcore_initcall.
 */


static int __init davinci_gpio_drv_reg(void)
{
	return platform_driver_register(&davinci_gpio_driver);
}
Contributors
Person
Tokens
Prop
Commits
CommitProp
KV Sujith
16
100.00%
1
100.00%
Total
16
100.00%
1
100.00%


postcore_initcall(davinci_gpio_drv_reg);
Overall Contributors
Person
Tokens
Prop
Commits
CommitProp
David Brownell
500
19.00%
4
7.02%
KV Sujith
465
17.67%
2
3.51%
Vladimir Barinov
428
16.26%
1
1.75%
J Keerthy
312
11.85%
7
12.28%
Lad Prabhakar
225
8.55%
3
5.26%
Cyril Chemparathy
193
7.33%
7
12.28%
Grygorii Strashko
184
6.99%
4
7.02%
Kevin Hilman
46
1.75%
3
5.26%
Axel Haslam
40
1.52%
1
1.75%
Sekhar Nori
37
1.41%
1
1.75%
Thomas Gleixner
34
1.29%
5
8.77%
Arvind Yadav
29
1.10%
1
1.75%
Lennert Buytenhek
28
1.06%
1
1.75%
Mark A. Greer
24
0.91%
1
1.75%
Alexander Holler
13
0.49%
1
1.75%
Linus Walleij
12
0.46%
3
5.26%
Lokesh Vutla
12
0.46%
1
1.75%
Ido Yariv
11
0.42%
1
1.75%
Philip Avinash
9
0.34%
1
1.75%
Vitaly Andrianov
7
0.27%
1
1.75%
Russell King
6
0.23%
1
1.75%
Nizam Haider
4
0.15%
1
1.75%
Alexander Shiyan
3
0.11%
1
1.75%
Bartosz Golaszewski
3
0.11%
1
1.75%
Jiang Liu
3
0.11%
1
1.75%
Geliang Tang
2
0.08%
1
1.75%
Murali Karicheri
1
0.04%
1
1.75%
Dmitry Baryshkov
1
0.04%
1
1.75%
Total
2632
100.00%
57
100.00%
Directory: drivers/gpio

Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.