Release 4.15 arch/arm64/include/asm/mmu_context.h

/*
 * Based on arch/arm/include/asm/mmu_context.h
 *
 * Copyright (C) 1996 Russell King.
 * Copyright (C) 2012 ARM Ltd.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 */
#ifndef __ASM_MMU_CONTEXT_H

#define __ASM_MMU_CONTEXT_H


#define FALKOR_RESERVED_ASID	1

#ifndef __ASSEMBLY__

#include <linux/compiler.h>
#include <linux/sched.h>
#include <linux/sched/hotplug.h>
#include <linux/mm_types.h>

#include <asm/cacheflush.h>
#include <asm/cpufeature.h>
#include <asm/proc-fns.h>
#include <asm-generic/mm_hooks.h>
#include <asm/cputype.h>
#include <asm/pgtable.h>
#include <asm/sysreg.h>
#include <asm/tlbflush.h>



static inline void contextidr_thread_switch(struct task_struct *next)
{
	if (!IS_ENABLED(CONFIG_PID_IN_CONTEXTIDR))
		return;

	write_sysreg(task_pid_nr(next), contextidr_el1);
	isb();
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Mark Rutland
22
64.71%
2
66.67%
Will Deacon
12
35.29%
1
33.33%
Total
34
100.00%
3
100.00%

/*
 * Set TTBR0 to empty_zero_page. No translations will be possible via TTBR0.
 */


static inline void cpu_set_reserved_ttbr0(void)
{
	unsigned long ttbr = __pa_symbol(empty_zero_page);

	write_sysreg(ttbr, ttbr0_el1);
	isb();
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Catalin Marinas
17
60.71%
1
33.33%
Mark Rutland
10
35.71%
1
33.33%
Laura Abbott
1
3.57%
1
33.33%
Total
28
100.00%
3
100.00%

/*
 * TCR.T0SZ value to use when the ID map is active. Usually equals
 * TCR_T0SZ(VA_BITS), unless system RAM is positioned very high in
 * physical memory, in which case it will be smaller.
 */
extern u64 idmap_t0sz;



static inline bool __cpu_uses_extended_idmap(void)
{
	return (!IS_ENABLED(CONFIG_ARM64_VA_BITS_48) &&
		unlikely(idmap_t0sz != TCR_T0SZ(VA_BITS)));
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Ard Biesheuvel
28
100.00%
1
100.00%
Total
28
100.00%
1
100.00%

/*
 * Set TCR.T0SZ to its default value (based on VA_BITS)
 */


static inline void __cpu_set_tcr_t0sz(unsigned long t0sz)
{
	unsigned long tcr;

	if (!__cpu_uses_extended_idmap())
		return;

	tcr = read_sysreg(tcr_el1);
	tcr &= ~TCR_T0SZ_MASK;
	tcr |= t0sz << TCR_T0SZ_OFFSET;
	write_sysreg(tcr, tcr_el1);
	isb();
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Mark Rutland
32
64.00%
2
50.00%
Ard Biesheuvel
16
32.00%
1
25.00%
Will Deacon
2
4.00%
1
25.00%
Total
50
100.00%
4
100.00%


#define cpu_set_default_tcr_t0sz()	__cpu_set_tcr_t0sz(TCR_T0SZ(VA_BITS))

#define cpu_set_idmap_tcr_t0sz()	__cpu_set_tcr_t0sz(idmap_t0sz)

/*
 * Remove the idmap from TTBR0_EL1 and install the pgd of the active mm.
 *
 * The idmap lives in the same VA range as userspace, but uses global entries
 * and may use a different TCR_EL1.T0SZ. To avoid issues resulting from
 * speculative TLB fetches, we must temporarily install the reserved page
 * tables while we invalidate the TLBs and set up the correct TCR_EL1.T0SZ.
 *
 * If current is a not a user task, the mm covers the TTBR1_EL1 page tables,
 * which should not be installed in TTBR0_EL1. In this case we can leave the
 * reserved page tables in place.
 */


static inline void cpu_uninstall_idmap(void)
{
	struct mm_struct *mm = current->active_mm;

	cpu_set_reserved_ttbr0();
	local_flush_tlb_all();
	cpu_set_default_tcr_t0sz();

	if (mm != &init_mm && !system_uses_ttbr0_pan())
		cpu_switch_mm(mm->pgd, mm);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Mark Rutland
43
91.49%
1
50.00%
Catalin Marinas
4
8.51%
1
50.00%
Total
47
100.00%
2
100.00%



static inline void cpu_install_idmap(void)
{
	cpu_set_reserved_ttbr0();
	local_flush_tlb_all();
	cpu_set_idmap_tcr_t0sz();

	cpu_switch_mm(lm_alias(idmap_pg_dir), &init_mm);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Mark Rutland
26
89.66%
1
50.00%
Laura Abbott
3
10.34%
1
50.00%
Total
29
100.00%
2
100.00%

/*
 * Atomically replaces the active TTBR1_EL1 PGD with a new VA-compatible PGD,
 * avoiding the possibility of conflicting TLB entries being allocated.
 */


static inline void cpu_replace_ttbr1(pgd_t *pgd)
{
	typedef void (ttbr_replace_func)(phys_addr_t);
	extern ttbr_replace_func idmap_cpu_replace_ttbr1;
	ttbr_replace_func *replace_phys;

	phys_addr_t pgd_phys = virt_to_phys(pgd);

	replace_phys = (void *)__pa_symbol(idmap_cpu_replace_ttbr1);

	cpu_install_idmap();
	replace_phys(pgd_phys);
	cpu_uninstall_idmap();
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Mark Rutland
57
98.28%
1
50.00%
Laura Abbott
1
1.72%
1
50.00%
Total
58
100.00%
2
100.00%

/*
 * It would be nice to return ASIDs back to the allocator, but unfortunately
 * that introduces a race with a generation rollover where we could erroneously
 * free an ASID allocated in a future generation. We could workaround this by
 * freeing the ASID from the context of the dying mm (e.g. in arch_exit_mmap),
 * but we'd then need to make sure that we didn't dirty any TLBs afterwards.
 * Setting a reserved TTBR0 or EPD0 would work, but it all gets ugly when you
 * take CPU migration into account.
 */

#define destroy_context(mm)		do { } while(0)
void check_and_switch_context(struct mm_struct *mm, unsigned int cpu);


#define init_new_context(tsk,mm)	({ atomic64_set(&(mm)->context.id, 0); 0; })

#ifdef CONFIG_ARM64_SW_TTBR0_PAN


static inline void update_saved_ttbr0(struct task_struct *tsk,
				      struct mm_struct *mm)
{
	u64 ttbr;

	if (!system_uses_ttbr0_pan())
		return;

	if (mm == &init_mm)
		ttbr = __pa_symbol(empty_zero_page);
	else
		ttbr = virt_to_phys(mm->pgd) | ASID(mm) << 48;

	task_thread_info(tsk)->ttbr0 = ttbr;
}
Contributors
Person
Tokens
Prop
Commits
CommitProp
Catalin Marinas
41
61.19%
2
66.67%
Will Deacon
26
38.81%
1
33.33%
Total
67
100.00%
3
100.00%

#else


static inline void update_saved_ttbr0(struct task_struct *tsk,
				      struct mm_struct *mm)
{
}
Contributors
Person
Tokens
Prop
Commits
CommitProp
Catalin Marinas
16
100.00%
2
100.00%
Total
16
100.00%
2
100.00%

#endif


static inline void

enter_lazy_tlb(struct mm_struct *mm, struct task_struct *tsk)
{
	/*
         * We don't actually care about the ttbr0 mapping, so point it at the
         * zero page.
         */
	update_saved_ttbr0(tsk, &init_mm);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Will Deacon
26
100.00%
1
100.00%
Total
26
100.00%
1
100.00%



static inline void __switch_mm(struct mm_struct *next)
{
	unsigned int cpu = smp_processor_id();

	/*
         * init_mm.pgd does not contain any user mappings and it is always
         * active for kernel addresses in TTBR1. Just set the reserved TTBR0.
         */
	if (next == &init_mm) {
		cpu_set_reserved_ttbr0();
		return;
	}

	check_and_switch_context(next, cpu);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Catalin Marinas
39
97.50%
3
75.00%
Will Deacon
1
2.50%
1
25.00%
Total
40
100.00%
4
100.00%


static inline void

switch_mm(struct mm_struct *prev, struct mm_struct *next,
	  struct task_struct *tsk)
{
	if (prev != next)
		__switch_mm(next);

	/*
         * Update the saved TTBR0_EL1 of the scheduled-in task as the previous
         * value may have not been initialised yet (activate_mm caller) or the
         * ASID has changed since the last run (following the context switch
         * of another thread of the same process).
         */
	update_saved_ttbr0(tsk, next);
}

Contributors
Person
Tokens
Prop
Commits
CommitProp
Catalin Marinas
40
97.56%
1
50.00%
Will Deacon
1
2.44%
1
50.00%
Total
41
100.00%
2
100.00%


#define deactivate_mm(tsk,mm)	do { } while (0)

#define activate_mm(prev,next)	switch_mm(prev, next, current)

void verify_cpu_asid_bits(void);

#endif /* !__ASSEMBLY__ */

#endif /* !__ASM_MMU_CONTEXT_H */
Overall Contributors
Person
Tokens
Prop
Commits
CommitProp
Catalin Marinas
236
39.33%
3
14.29%
Mark Rutland
208
34.67%
5
23.81%
Will Deacon
78
13.00%
6
28.57%
Ard Biesheuvel
50
8.33%
2
9.52%
Christopher Covington
11
1.83%
1
4.76%
Ingo Molnar
6
1.00%
2
9.52%
Suzuki K. Poulose
6
1.00%
1
4.76%
Laura Abbott
5
0.83%
1
4.76%
Total
600
100.00%
21
100.00%
Directory: arch/arm64/include/asm

Information contained on this website is for historical information purposes only and does not indicate or represent copyright ownership.